2009 Fairchild Semiconductor Corporation
www.fairchildsemi.com
FT7521
Rev. 1.0.8
5
FT7521
—
Re
set
Ti
mer
with
Fi
x
ed
De
lay
and
Rese
t
Pulse
Functional Description
Default operation time N is 7.5 s. If the DSR pin is pulled
HIGH prior to VCC ramp, the FT7521 enters Test Mode
and the reset output, /RST1, is immediately pulled LOW
for factory testing. The DSR pin MUST be forced to
GND during normal operation. The DSR pin should
never be driven HIGH or left to FLOAT during normal
operation. The DSR PIN state should never be changed
during device operation; it must be biased prior to
supplying the VCC supply. If there is a need to use the
DSR=VCC Test Mode, the /SR0 must be HIGH when
the DSR pin is moved from LOW to HIGH to enter Zero-
Second Factory-Test Mode. To return to the standard
7.5-second reset time, the same procedure must be
followed with DSR=GND. The DSR pin should never be
allowed to change state while the /SR0 pin is LOW. The
VCC supply pin should never be left to float while other
input pins are driven. If the VCC pin is allowed to float,
care should be taken to ensure that /SR0 is not driven to
any voltage greater than GND.
Operation Modes
A low input signal on /SR0 starts the oscillator. There
are two scenarios for counting: short duration and long
duration. In the short-duration scenario, output /RST1 is
not affected. In the long-duration scenario, the output
/RST1 goes LOW after /SR0 has been held LOW for
7.5 s. The /RST1 output returns to its original HIGH
state 400ms after time tREC has expired, regardless of
the state of /SR0. The /RST1 output is an open-drain
driver. When the count time exceeds time 7.5 s, the
/RST1 output pulls LOW.
Short Duration (tW < 7.5 s)
When the /SR0 input goes LOW, the internal timer starts
counting. If the /SR0 input goes HIGH before 7.5 s has
elapsed, the timer stops counting and resets and no
changes occur on the outputs.
Long Duration (tW > 7.5 s)
When the /SR0 input goes LOW, the internal timer starts
counting. If the /SR0 input stays LOW for at least 7.5 s, the
RST output is enabled and pulled LOW. The output RST
is held LOW for tREC, 400 ms, as soon as the reset time
of 7.5 s is met, regardless of the state of the /SR0 pin.
When the /SR0 input has returned HIGH and the tREC
has expired, the internal timer resets and awaits the
next RESET event.
Zero-Second Test Mode
/RST1 goes LOW immediately after /SR0 goes LOW.
N=7.5s
tREC=400ms
Short-Duration,
Normal Operation
/RST1 never goes LOW because
/SR0 LOW duration does not meet
requirement: Reset Time N=7.5s
Long-Duration,
Normal Operation
/RST1 goes LOW because
/SR0 LOW duration exceeded
requirement: Reset Time N=7.5s
Zero-Second Factory-Test Mode
/RST1 goes LOW immediately
after /SR0 goes LOW
/SR0
RST1
/SR0
RST1
/SR0
RST1
Figure 4.
Reset Timing Waveforms