- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄11703 > FIN224ACMLX (Fairchild Semiconductor)IC SERIALIZER/DESERIALIZER 40MLP PDF資料下載
參數(shù)資料
| 型號： | FIN224ACMLX |
| 廠商： | Fairchild Semiconductor |
| 文件頁數(shù)： | 10/19頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC SERIALIZER/DESERIALIZER 40MLP |
| 標準包裝： | 1 |
| 系列： | SerDes™ |
| 功能： | 串行器/解串器 |
| 數(shù)據(jù)速率： | 676Mbps |
| 輸入類型： | LVCMOS |
| 輸出類型： | LVCMOS |
| 輸入數(shù)： | 22 |
| 輸出數(shù)： | 22 |
| 電源電壓： | 1.65 V ~ 3.6 V |
| 工作溫度： | -30°C ~ 70°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 40-MLP |
| 供應商設備封裝： | 40-MLP（6x6） |
| 包裝： | 標準包裝 |
| 其它名稱： | FIN224ACMLXDKR |
SC16IS740_750_760
All information provided in this document is subject to legal disclaimers.
NXP B.V. 2011. All rights reserved.
Product data sheet
Rev. 7 — 9 June 2011
18 of 63
NXP Semiconductors
SC16IS740/750/760
Single UART with I2C-bus/SPI interface, 64-byte FIFOs, IrDA SIR
7.8 Programmable baud rate generator
The SC16IS740/750/760 UART contains a programmable baud rate generator that takes
any clock input and divides it by a divisor in the range between 1 and (216 –1). An
additional divide-by-4 prescaler is also available and can be selected by MCR[7], as
shown in Figure 15. The output frequency of the baud rate generator is 16
the baud
rate. The formula for the divisor is given in Equation 1:
(1)
where:
prescaler = 1, when MCR[7] is set to ‘0’ after reset (divide-by-1 clock selected)
prescaler = 4, when MCR[7] is set to ‘1’ after reset (divide-by-4 clock selected).
Remark: The default value of prescaler after reset is divide-by-1.
Figure 15 shows the internal prescaler and baud rate generator circuitry.
DLL and DLH must be written to in order to program the baud rate. DLL and DLH are the
least significant and most significant byte of the baud rate divisor. If DLL and DLH are both
zero, the UART is effectively disabled, as no baud clock will be generated.
Remark: The programmable baud rate generator is provided to select both the transmit
and receive clock rates.
1.8432 MHz and 3.072 MHz, respectively. The crystal’s frequency tolerance should be
selected as such to keep the baud rate error to be below 1 % for reliable operation with
other UARTs. Crystals with
100 ppm is generally recommended.
Figure 16 shows the crystal clock circuit reference.
Fig 15. Prescaler and baud rate generator block diagram
divisor
XTAL1 crystal input frequency
prescaler
-----------------------------------------------------------------------------------
desired baud rate
16
-----------------------------------------------------------------------------------------
=
BAUD RATE
GENERATOR
LOGIC
MCR[7] = 1
MCR[7] = 0
PRESCALER
LOGIC
(DIVIDE-BY-1)
INTERNAL
OSCILLATOR
LOGIC
002aaa233
XTAL1
XTAL2
input clock
PRESCALER
LOGIC
(DIVIDE-BY-4)
reference
clock
internal
baud rate
clock for
transmitter
and receiver
相關PDF資料 |
PDF描述 |
|---|---|
| 413985-6 | CONN PLUG SMB RG-178 STR GOLD |
| 227169-8 | CONN JACK BNC VERT 50OHM PCB AU |
| MS27484T18F53P | CONN PLUG 53POS STRAIGHT W/PINS |
| GTC06AF-20-19S | CONN PLUG 3POS STRAIGHT W/SCKT |
| D38999/20MG41SN | CONN RCPT 41POS WALL MNT W/SCKT |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| FIN224C | 制造商:FAIRCHILD 制造商全稱:Fairchild Semiconductor 功能描述:24-Bit Low-Power Serializer/Deserializer |
| FIN224CMLX | 功能描述:串行器/解串器 - Serdes 24bit Bi-Directional Serializr/Deserialzr RoHS:否 制造商:Texas Instruments 類型:Deserializer 數(shù)據(jù)速率:1.485 Gbit/s 輸入類型:ECL/LVDS 輸出類型:LVCMOS 輸入端數(shù)量:1 輸出端數(shù)量:20 工作電源電壓:2.375 V to 2.625 V 工作溫度范圍:0 C to + 70 C 封裝 / 箱體:TQFP-64 |
| FIN224Z WAF | 制造商:Fairchild Semiconductor Corporation 功能描述: |
| FIN24 WAF | 制造商:Fairchild Semiconductor Corporation 功能描述: |
| FIN24_YAB3066B WAF | 制造商:Fairchild Semiconductor Corporation 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復。