- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄16441 > EVAL-ADV7533-SAZ (Analog Devices Inc)BOARD EVAL FOR ADV7533 PDF資料下載
參數(shù)資料
| 型號： | EVAL-ADV7533-SAZ |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 12/12頁 |
| 文件大?。?/td> | 0K |
| 描述： | BOARD EVAL FOR ADV7533 |
| 標準包裝： | 1 |
| 系列： | * |
Data Sheet
ADV7533
Rev. A | Page 9 of 12
PIN CONFIGURATION AND FUNCTION DESCRIPTIONS
ADV7533
TOP VIEW
(BALL SIDE DOWN)
Not to Scale
09
82
1-
0
03
1
A
B
C
D
E
F
G
234
BALL A1
CORNER
56
7
DRxC–
DRx0–
DRx1–
DRx2–
DRx3–
DRxC+
DRx0+
DRx1+
DRx2+
DRx3+
V1P2
GND
V3P3
GND
DVDD
SCL
DDCSCL
DDCSDA
SCLK/MCLK
SDA
V1P2
LRCLK
GND
CECCLK
A2VDD
CEC
SPDIF/I2S
AVDD
DVDD
PVDD
PD
HPD
REXT
INT
Tx2+
TxC–
TxC+
Tx0–
Tx0+
Tx1–
Tx1+
Tx2–
Figure 4. Pin Configuration
Table 6. Pin Function Descriptions
Pin No.
Mnemonic
Type1
Description
F6, G6
DRx3/DRx3+
I
MIPI/DSI Differential Pair for Lane 3. Unused channel should be connected to ground.
F5, G5
DRx2/DRx2+
I
MIPI/DSI Differential Pair for Lane 2. Unused channel should be connected to ground.
F4, G4
DRx1/DRx1+
I
MIPI/DSI Differential Pair for Lane 1.
F3, G3
DRx0/DRx0+
I
MIPI/DSI Differential Pair for Lane 0.
F2, G2
DRxC/DRxC+
I
MIPI/DSI Differential Clock.
C3
PD
I
Power-Down. Programmable polarity is determined at power-up. The I2C address and
the PD polarity are set by the PD pin state when the supplies are applied to the
ADV7533. Internally pulled up for 1; if 0 desired, pull down to ground with a 2 kΩ
resistor. Supports typical CMOS logic levels from 1.8 V up to 3.3 V.
C5
R_EXT
I
Sets internal reference currents. Place a 1 KΩ resistor (1% tolerance) between this pin
and ground.
C4
HPD
I
Hot Plug Detect Signal. Indicates to the interface whether the receiver is connected. 1.8
V to 5.0 V CMOS logic level.
C1
SPDIF/I2S
I
S/PDIF or I2S Audio Data Input. Represents the S/PDIF block or the two channels of
audio available through I2S. Supports typical CMOS logic levels from1.8 V to 3.3 V.
C2
SCLK/MCLK
I
Audio Clock. Supports typical CMOS logic levels from1.8 V to 3.3 V. Unused input should
be connected to ground.
D3
LRCLK
I
Audio Left/Right Clock Input. Supports typical CMOS logic levels from1.8 V to 3.3 V.
Unused input should be connected to ground.
B7, A7
TxC/TxC+
O
Differential Clock Output. Differential clock output at pixel clock rate; TMDS logic level.
A2, A1
Tx2/Tx2+
O
Differential Output Channel 2. Differential output of the red data at 10× the pixel clock
rate; TMDS logic level.
A4, A3
Tx1/Tx1+
O
Differential Output Channel 1. Differential output of the green data at 10× the pixel
clock rate; TMDS logic level.
A6, A5
Tx0/Tx0+
O
Differential Output Channel 0. Differential output of the blue data at 10× the pixel clock
rate; TMDS logic level.
D5
INT
O
Interrupt. CMOS logic level. A 2 kΩ pull-up resistor to interrupt the microcontroller I/O
supply is recommended. This is a low active signal.
B4
AVDD
P
1.8 V Power Supply for TMDS Outputs. Should be filtered and as quiet as possible.
D4, E3
V1P2
P
Digital Logic Supply (1.2 V or 1.8 V). Set to 1.2 V for lowest power consumption. Should
be filtered and as quiet as possible.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| L-15WR33JV4E | WIREWOUND INDUCTOR 330NH 0805 |
| 1484614018 | HEAT SHRINK TUBING |
| VERSAFIT-3/4-7-SP | HEAT SHRINK TUBING |
| VERSAFIT-1/2-0-BULK-SP | HEAT SHRINK TUBING |
| RBC06DRYI-S734 | CONN EDGECARD 12POS DIP .100 SLD |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| EVAL-ADV7541-CBZ | 功能描述:BOARD EVALUATION FOR ADV7541 RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評估演示板和套件 系列:Advantiv® 標準包裝:1 系列:PCI Express® (PCIe) 主要目的:接口，收發(fā)器，PCI Express 嵌入式:- 已用 IC / 零件:DS80PCI800 主要屬性:- 次要屬性:- 已供物品:板 |
| EVAL-ADV7541-CKZ | 功能描述:BOARD EVALUATION FOR ADV7541 RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評估演示板和套件 系列:Advantiv® 標準包裝:1 系列:PCI Express® (PCIe) 主要目的:接口，收發(fā)器，PCI Express 嵌入式:- 已用 IC / 零件:DS80PCI800 主要屬性:- 次要屬性:- 已供物品:板 |
| EVAL-ADV7604EB1Z | 制造商:Analog Devices 功能描述:12-BIT, DEEP COLOR HDMI V1.3 RECEIVER WITH ANALOG INTERFACE - Bulk |
| EVAL-ADV7604EB2Z | 制造商:Analog Devices 功能描述:- Boxed Product (Development Kits) |
| EVAL-ADV7611EB1Z | 制造商:Analog Devices 功能描述:EVALUATION BOARD - Boxed Product (Development Kits) |
發(fā)布緊急采購，3分鐘左右您將得到回復。