參數(shù)資料
型號: EVAL-ADF4157EB1Z
廠商: Analog Devices Inc
文件頁數(shù): 24/24頁
文件大小: 0K
描述: BOARD EVALUATION FOR ADF4157
標準包裝: 1
主要目的: 計時,頻率合成器
嵌入式:
已用 IC / 零件: ADF4157
主要屬性: 單路分數(shù)-N PLL
次要屬性: 6GHz
已供物品:
相關產(chǎn)品: ADF4157BRUZ-ND - IC PLL FREQ SYNTH 6GHZ 16TSSOP
ADF4157BRUZ-RL7-ND - IC PLL FREQ SYNTH 6GHZ 16TSSOP
ADF4157BRUZ-RL-ND - IC PLL FREQ SYNTH 6GHZ 16TSSOP
Data Sheet
ADF4157
Rev. D | Page 9 of 24
CIRCUIT DESCRIPTION
REFERENCE INPUT SECTION
The reference input stage is shown in Figure 11. SW1 and SW2
are normally closed switches. SW3 is normally open. When
power-down is initiated, SW3 is closed and SW1 and SW2 are
open. This ensures that there is no loading of the REFIN pin on
power-down.
BUFFER
TO R COUNTER
REFIN
100
k
NC
SW2
SW3
NC
SW1
POWER-DOWN
CONTROL
05874-
005
Figure 11. Reference Input Stage
RF INPUT STAGE
The RF input stage is shown in Figure 12. It is followed by
a two-stage limiting amplifier to generate the current mode
logic (CML) clock levels needed for the prescaler.
BIAS
GENERATOR
1.6V
AGND
AVDD
2k
RFINB
RFINA
05874-
006
Figure 12. RF Input Stage
RF INT DIVIDER
The RF INT counter allows a division ratio in the PLL feedback
counter. Division ratios from 23 to 4095 are allowed.
25-BIT FIXED MODULUS
The ADF4157 has a 25-bit fixed modulus. This allows output
frequencies to be spaced with a resolution of
fRES = fPFD/225
where fPFD is the frequency of the phase frequency detector
(PFD). For example, with a PFD frequency of 10 MHz,
frequency steps of 0.298 Hz are possible.
INT, FRAC, AND R RELATIONSHIP
The INT and FRAC values, in conjunction with the R counter,
make it possible to generate output frequencies that are spaced
by fractions of the phase frequency detector (PFD). See the RF
Synthesizer: A Worked Example section for more information.
The RF VCO frequency (RFOUT) equation is
RFOUT = fPFD × (INT + (FRAC/225))
(1)
where:
RFOUT is the output frequency of the external voltage controlled
oscillator (VCO).
INT is the preset divide ratio of the binary 12-bit counter (23 to
4095).
FRAC is the numerator of the fractional division (0 to 225 1).
fPFD = REFIN × [(1 + D)/(R × (1 + T))]
(2)
where:
REFIN is the reference input frequency.
D is the REFIN doubler bit.
R is the preset divide ratio of the binary 5-bit programmable
reference counter (1 to 32).
T is the REFIN divide-by-2 bit (0 or 1).
RF R COUNTER
The 5-bit RF R counter allows the input reference frequency
(REFIN) to be divided down to produce the reference clock to
the PFD. Division ratios from 1 to 32 are allowed.
THIRD-ORDER
FRACTIONAL
INTERPOLATOR
FRAC
VALUE
MOD
REG
INT
REG
RF N DIVIDER
N = INT + FRAC/MOD
FROM RF
INPUT STAGE
TO PFD
N-COUNTER
05874-
007
Figure 13. RF N Divider
相關PDF資料
PDF描述
AD9553/PCBZ BOARD EVAL FOR AD9553
ECE-T2WA561EA CAP ALUM 560UF 450V 20% SNAP
5503995-1 CABLE ASSEM FIBER ST-ST 1 METER
M1BXK-2436J IDC CABLE - MSR24K/MC24G/X
5504970-5 CABLE ASSEM FIBER SC-SC 10METER
相關代理商/技術參數(shù)
參數(shù)描述
EVAL-ADF4157EB1Z1 制造商:AD 制造商全稱:Analog Devices 功能描述:High Resolution 6 GHz Fractional-N Frequency Synthesizer
EVAL-ADF4158EB1Z 功能描述:BOARD EVALUATION FOR ADF4158 RoHS:是 類別:編程器,開發(fā)系統(tǒng) >> 評估演示板和套件 系列:- 標準包裝:1 系列:PSoC® 主要目的:電源管理,熱管理 嵌入式:- 已用 IC / 零件:- 主要屬性:- 次要屬性:- 已供物品:板,CD,電源
EVAL-ADF4193EBZ1 功能描述:BOARD EVALUATION EB1 FOR ADF4193 RoHS:是 類別:編程器,開發(fā)系統(tǒng) >> 評估演示板和套件 系列:- 標準包裝:1 系列:- 主要目的:電信,線路接口單元(LIU) 嵌入式:- 已用 IC / 零件:IDT82V2081 主要屬性:T1/J1/E1 LIU 次要屬性:- 已供物品:板,電源,線纜,CD 其它名稱:82EBV2081
EVAL-ADF4193EBZ2 功能描述:BOARD EVALUATION EB2 FOR ADF4193 RoHS:是 類別:編程器,開發(fā)系統(tǒng) >> 評估演示板和套件 系列:- 標準包裝:1 系列:- 主要目的:電信,線路接口單元(LIU) 嵌入式:- 已用 IC / 零件:IDT82V2081 主要屬性:T1/J1/E1 LIU 次要屬性:- 已供物品:板,電源,線纜,CD 其它名稱:82EBV2081
EVAL-ADF4206-7EB1 制造商:Analog Devices 功能描述:EVALUATION BOARD FOR DUAL RF PLL FREQUENCY SYNTHESIZERS 制造商:Analog Devices 功能描述:DUAL RF PLL FREQ SYNTHESIZERS - Bulk