- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄17052 > EVAL-AD7938CBZ (Analog Devices Inc)EVAL BOARD FOR AD7938 PDF資料下載
參數(shù)資料
| 型號： | EVAL-AD7938CBZ |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 24/36頁 |
| 文件大小： | 0K |
| 描述： | EVAL BOARD FOR AD7938 |
| 標準包裝： | 1 |
| ADC 的數(shù)量： | 1 |
| 位數(shù)： | 12 |
| 采樣率（每秒）： | 1.5M |
| 數(shù)據(jù)接口： | 并聯(lián) |
| 輸入范圍： | ±VREF |
| 在以下條件下的電源（標準）： | 13.5mW @ 5V |
| 工作溫度： | -40°C ~ 85°C |
| 已用 IC / 零件： | AD7938 |
| 已供物品： | 板，CD |
| 相關(guān)產(chǎn)品： | AD7938BSUZ-6REEL7DKR-ND - IC ADC 12BIT 8CHAN 32TQFP AD7938BSUZ-6REEL7CT-ND - IC ADC 12BIT 8CHAN 32TQFP AD7938BCPZ-6-ND - IC ADC 12BIT 8CH 625KSPS 32LFCSP AD7938BSUZ-ND - IC ADC 12BIT 8CHAN 32TQFP AD7938BSUZ-6-ND - IC ADC 12BIT 8CHAN 32TQFP AD7938BCPZ-ND - IC ADC 12BIT 8CH 1.5MSPS 32LFCSP AD7938BCPZ-REEL7-ND - IC ADC 12BIT 8CH 1.5MSPS 32LFCSP AD7938BCPZ-6REEL7-ND - IC ADC 12BIT 8CH 625KSPS 32LFCSP AD7938BSUZ-6REEL7TR-ND - IC ADC 12BIT 8CHAN 32TQFP AD7938BSUZ-REEL7-ND - IC ADC 12BIT 8CHAN 32TQFP |
| 其它名稱： | Q3627458 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁當前第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁
AD7938/AD7939
Data Sheet
Rev. C | Page 30 of 36
AD7938/AD7939 to ADSP-21065L Interface
Figure 44 shows a typical interface between the
AD7938/AD7939 and the ADSP-21065L SHARC processor.
This interface is an example of one of three DMA handshake
modes. The MSX control line is actually three memory select
lines. Internal ADDR25-24are decoded into MS3to0, and these
lines are then asserted as chip selects. The DMAR1 (DMA
request 1) is used in this setup as the interrupt to signal the end
of conversion. The rest of the interface is a standard
handshaking operation.
AD7938/
AD7939*
ADSP-21065L*
WR
DB0 TO DB11
D0 TO D31
ADDR0 TO ADDR23
MSX
DMAR1
BUSY
CS
CONVST
DSP/USER SYSTEM
WR
RD
*ADDITIONAL PINS OMITTED FOR CLARITY.
ADDRESS BUS
DATA BUS
ADDRESS
LATCH
ADDRESS
DECODER
03715-
046
Figure 44. Interfacing to the ADSP-21065L
AD7938/AD7939 to TMS32020, TMS320C25, and
TMS320C5x Interface
Parallel interfaces between the AD7938/AD7939 and the
TMS32020, TMS320C25, and TMS320C5x family of DSPs are
shown in Figure 45. The memory mapped address chosen for
the AD7938/AD7939 should be chosen to fall in the I/O
memory space of the DSPs. The parallel interface on the
AD7938/AD7939 is fast enough to interface to the TMS32020
with no extra wait states. If high speed glue logic, such as 74AS
devices, is used to drive the RD and the WR lines when
interfacing to the TMS320C25, no wait states are necessary.
However, if slower logic is used, data accesses can be slowed
sufficiently when reading from, and writing to, the part to
require the insertion of one wait state. Extra wait states are
necessary when using the TMS320C5x at their fastest clock
speeds (see the TMS320C5x User’s Guide for details).
Data is read from the ADC using the following instruction
IN D, ADC
where:
D is the data memory address.
ADC is the AD7938/AD7939 address.
AD7938/
AD7939*
TMS32020/
TMS320C25/
TMS320C50*
WR
RD
DB11 TO DB0
DMD0 TO DMD15
A0 TO A15
IS
READY
INTX
BUSY
CS
EN
CONVST
DSP/USER SYSTEM
TMS320C25
ONLY
R/W
STRB
*ADDITIONAL PINS OMITTED FOR CLARITY.
ADDRESS BUS
DATA BUS
ADDRESS
DECODER
03715-
047
MSC
Figure 45. Interfacing to the TMS32020/TMS320C25/TMS320C5x
AD7938/AD7939 to 80C186 Interface
Figure 46 shows the AD7938/AD7939 interfaced to the 80C186
microprocessor. The 80C186 DMA controller provides two
independent high speed DMA channels where data transfer can
occur between memory and I/O spaces. Each data transfer
consumes two bus cycles, one cycle to fetch data and the other
to store data. After the AD7938/AD7939 finish a conversion,
the BUSY line generates a DMA request to Channel 1 (DRQ1).
Because of the interrupt, the processor performs a DMA read
operation that also resets the interrupt latch. Sufficient priority
must be assigned to the DMA channel to ensure that the DMA
request is serviced before the completion of the next conversion.
AD7938/
AD7939*
80C186*
WR
DB0 TO DB11
AD0 TO AD15
A16 TO A19
ALE
DRQ1
BUSY
CS
Q
R
S
CONVST
MICROPROCESSOR/
USER SYSTEM
WR
RD
*ADDITIONAL PINS OMITTED FOR CLARITY.
ADDRESS/DATA BUS
ADDRESS BUS
DATA BUS
ADDRESS
LATCH
ADDRESS
DECODER
03715-
048
Figure 46. Interfacing to the 80C186
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| REC5-243.3DRW/H4/A | CONV DC/DC 5W 18-36VIN +/-3.3V |
| STD02W-J | WIRE & CABLE MARKERS |
| EVAL-AD7922CBZ | BOARD EVAL FOR AD7922 |
| EBM12DTMT-S189 | CONN EDGECARD 24POS R/A .156 SLD |
| GEM25DTMS-S189 | CONN EDGECARD 50POS R/A .156 SLD |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| EVAL-AD7939CB | 制造商:Analog Devices 功能描述:EVALUATION CONTROL BOARD I.C. - Bulk |
| EVAL-AD7939CBZ | 功能描述:BOARD EVALUATION FOR AD7939CBZ RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評估板 - 模數(shù)轉(zhuǎn)換器 (ADC) 系列:- 產(chǎn)品培訓模塊:Obsolescence Mitigation Program 標準包裝:1 系列:- ADC 的數(shù)量:1 位數(shù):12 采樣率（每秒）:94.4k 數(shù)據(jù)接口:USB 輸入范圍:±VREF/2 在以下條件下的電源（標準）:- 工作溫度:-40°C ~ 85°C 已用 IC / 零件:MAX11645 已供物品:板，軟件 |
| EVAL-AD7940CB | 制造商:AD 制造商全稱:Analog Devices 功能描述:3mW, 100kSPS, 14-Bit ADC in 6-Lead SOT-23 |
| EVAL-AD7940CBZ | 功能描述:BOARD EVALUATION AD7940 RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評估板 - 模數(shù)轉(zhuǎn)換器 (ADC) 系列:- 產(chǎn)品培訓模塊:Obsolescence Mitigation Program 標準包裝:1 系列:- ADC 的數(shù)量:1 位數(shù):12 采樣率（每秒）:94.4k 數(shù)據(jù)接口:USB 輸入范圍:±VREF/2 在以下條件下的電源（標準）:- 工作溫度:-40°C ~ 85°C 已用 IC / 零件:MAX11645 已供物品:板，軟件 |
| EVAL-AD7942CB | 功能描述:BOARD EVALUATION FOR AD7942 RoHS:否 類別:編程器，開發(fā)系統(tǒng) >> 評估板 - 模數(shù)轉(zhuǎn)換器 (ADC) 系列:PulSAR® 產(chǎn)品培訓模塊:Obsolescence Mitigation Program 標準包裝:1 系列:- ADC 的數(shù)量:1 位數(shù):12 采樣率（每秒）:94.4k 數(shù)據(jù)接口:USB 輸入范圍:±VREF/2 在以下條件下的電源（標準）:- 工作溫度:-40°C ~ 85°C 已用 IC / 零件:MAX11645 已供物品:板，軟件 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。