參數(shù)資料
型號(hào): EVAL-AD7708EBZ
廠商: Analog Devices Inc
文件頁(yè)數(shù): 38/44頁(yè)
文件大小: 0K
描述: BOARD EVAL FOR AD7708
標(biāo)準(zhǔn)包裝: 1
ADC 的數(shù)量: 1
位數(shù): 16
采樣率(每秒): 1.37k
數(shù)據(jù)接口: 串行
輸入范圍: ±2.5 V
在以下條件下的電源(標(biāo)準(zhǔn)): 3.84mW @ 3V
工作溫度: -40°C ~ 85°C
已用 IC / 零件: AD7708
已供物品: 板,CD
相關(guān)產(chǎn)品: AD7708BRZ-ND - IC ADC 16BIT R-R 8/10CH 28SOIC
AD7708BRUZ-REEL7-ND - IC ADC 16BIT R-R 8/10CH 28TSSOP
AD7708BRZ-REEL7-ND - IC ADC 16BIT R-R 8/10CH 28SOIC
AD7708BRZ-REEL-ND - IC ADC 16BIT R-R 8/10CH 28SOIC
AD7708BRUZ-REEL-ND - IC ADC 16BIT R-R 8/10CH 28TSSOP
AD7708BRUZ-ND - IC ADC 16BIT R-R 8/10CH 28-TSSOP
AD7708BRU-REEL7-ND - IC ADC 16BIT R-R 8/10CH 28-TSSOP
AD7708BRU-REEL-ND - IC ADC 16BIT R-R 8/10CH 28-TSSOP
AD7708BRU-ND - IC ADC 16BIT R-R 8/10CH 28-TSSOP
AD7708BR-REEL7-ND - IC ADC 16BIT R-R 8/10CH 28-SOIC
更多...
其它名稱: EVAL-AD7708EB
EVAL-AD7708EB-ND
REV. 0
AD7708/AD7718
–43–
Table XXI. Normal Mode 50 Hz and 60 Hz Rejection vs. Settling Time and Update Rate for a Selection of SF Words
CHOP Disabled
CHOP Enabled
50 Hz
1 Hz
60 Hz
1 Hz
50 Hz
1 Hz
60 Hz
1 Hz
SF
Rejection
Word
fADC (Hz)
tSETTLE (ms)
(dB)
fADC (Hz)
tSETTLE (ms) (dB)
(dB)
03
1365.33
2.20
0.05
0.08
N/A
13
315.08
9.52
1
1.5
105.03
19.04
21
13.6
69
59.36
50.54
42
94
19.79
101
60
94
75
54.6
54.93
57
60
18.2
110
62
66
82
49.95
60
100
16.65
180
100
53
151
27.13
110.6
60
9.04
221
72
63
255
16.06
186.76
77
68
5.35
373.5
93
68
Optimizing Throughput while Maximizing 50 Hz and 60 Hz
Rejection in a Multiplexed Data Acquisition System
The AD7708/AD7718 can be optimized for one of two modes
of operation. Operating the AD7708/AD7718 with chopping
enabled (
CHOP = 0) optimizes the AD7708/AD7718 for analog
performance over channel throughput. Output data rates vary
from 5.35 Hz (186.77 ms) to 105.03 Hz (9.52 ms). Optimum
performance, in terms of minimizing offset error and offset and
gain drift performance, is achieved as a result of chopping the
signal chain.
With chopping disabled the available output rates vary from
16.06 Hz (62.26 ms) to 1365.33 Hz (0.73 ms). The range of
applicable SF words is from 3 to 255. When the chopping is
disabled the channel output data rate is increased by a factor of
3 compared to the situation when chopping is enabled is
disabled. When used in multiplexed applications, operation
with chop disabled will offer the best throughput time when
cycling through all channels. The drawback with chopping
disabled is that the drift performance is degraded and calibra-
tion is required following gain and temperature changes. One
of the key requirements in these applications is to optimize the SF
word to obtain the maximum filter rejection at 50 Hz and 60 Hz
while minimizing the channel throughput rate. This is achieved
with an SF word of 75 giving 57 dB rejection at 50 Hz and
60 dB rejection at 60 Hz while offering a channel throughput
time of 55 ms.
Using a higher SF word of 151, 50 Hz and 60 Hz rejection can
be maximized at 60 dB with a channel throughput rate of 110 ms.
An SF word of 255 gives maximum rejection at both 50 Hz
and 60 Hz, but the channel throughput rate is restricted to
186 ms. Table XXI gives a quick comparison of normal mode 50 Hz
and 60 Hz rejection, settling time, and update rate for a selec-
tion of SF words with both chopping enabled and disabled.
相關(guān)PDF資料
PDF描述
RPP20-4812D/N CONV DC/DC 20W 36-75VIN +/-12V
EBA14DTKT-S288 CONN EDGECARD 28POS .125 EXTEND
RPP20-4805S/N CONV DC/DC 20W 36-75VIN 05VOUT
ECM12DRMT CONN EDGECARD 24POS .156 WW
DEMO51AC256KIT KIT DEMO DEMOAC DC9S08A
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
EVAL-AD7709EB 制造商:Analog Devices 功能描述:EVAL KIT FOR 16BIT- ADC W/ SWITABLE CURRENT SOURCES - Bulk
EVAL-AD7710EB 制造商:AD 制造商全稱:Analog Devices 功能描述:Signal Conditioning ADC
EVAL-AD7711EB 制造商:AD 制造商全稱:Analog Devices 功能描述:LC2MOS Signal Conditioning ADC with RTD Excitation Currents
EVAL-AD7712EB 制造商:AD 制造商全稱:Analog Devices 功能描述:LC2MOS Signal Conditioning ADC
EVAL-AD7713EB 制造商:AD 制造商全稱:Analog Devices 功能描述:LC2MOS Loop-Powered Signal Conditioning ADC