AVCC/DV
參數(shù)資料
型號: EVAL-AD7657CBZ
廠商: Analog Devices Inc
文件頁數(shù): 32/32頁
文件大?。?/td> 0K
描述: BOARD EVAL FOR AD7657
標準包裝: 1
系列: iCMOS®
ADC 的數(shù)量: 6
位數(shù): 14
采樣率(每秒): 250k
數(shù)據(jù)接口: 串行,并聯(lián)
輸入范圍: ±10 V
在以下條件下的電源(標準): 140mW @ 250kSPS
工作溫度: -40°C ~ 85°C
已用 IC / 零件: AD7657
已供物品:
相關(guān)產(chǎn)品: AD7657YSTZ-1-RL-ND - IC ADC 14BIT 6CH 250KSPS 64LQFP
AD7657YSTZ-1-ND - IC ADC 14BIT 6CH 250KSPS 64LQFP
AD7657BSTZ-1-RL-ND - IC ADC 14BIT 6CH 250KSPS 64LQFP
AD7657BSTZ-1-ND - IC ADC 14BIT 6CH 250KSPS 64LQFP
AD7657YSTZ-REEL-ND - IC ADC 14BIT 6CH 250KSPS 64LQFP
AD7657YSTZ-ND - IC ADC 14BIT 6CH 250KSPS 64LQFP
AD7657BSTZ-ND - IC ADC 14BIT 6CH 250KSPS 64-LQFP
AD7657BSTZ-REEL-ND - IC ADC 14BIT 6CH 250KSPS 64-LQFP
Data Sheet
AD7656/AD7657/AD7658
Rev. D | Page 9 of 32
TIMING SPECIFICATIONS
AVCC/DVCC = 4.75 V to 5.25 V, VDD = 5 V to 16.5 V, VSS = 5 V to 16.5 V, VDRIVE = 2.7 V to 5.25 V, VREF = 2.5 V internal/external,
TA = TMIN to TMAX, unless otherwise noted.1
Table 4.
Parameter
Limit at TMIN, TMAX
Unit
Description
VDRIVE < 4.75 V
VDRIVE = 4.75 V to 5.25V
PARALLEL MODE
tCONVERT
3
s typ
Conversion time, internal clock
tQUIET
150
ns min
Minimum quiet time required between bus relinquish
and start of next conversion
tACQ
550
ns min
Acquisition time
t10
25
ns min
Minimum CONVST low pulse
t1
60
ns max
CONVST high to BUSY high
tWAKE-UP
2
ms max
STBY rising edge to CONVST rising edge
25
s max
Partial power-down mode
PARALLEL WRITE OPERATION
t11
15
ns min
WR pulse width
t12
0
ns min
CS to WR setup time
t13
5
ns min
CS to WR hold time
t14
5
ns min
Data setup time before WR rising edge
t15
5
ns min
Data hold after WR rising edge
PARALLEL READ OPERATION
t2
0
ns min
BUSY to RD delay
t3
0
ns min
CS to RD setup time
t4
0
ns min
CS to RD hold time
t5
45
36
ns min
RD pulse width
t6
45
36
ns max
Data access time after RD falling edge
t7
10
ns min
Data hold time after RD rising edge
t8
12
ns max
Bus relinquish time after RD rising edge
t9
6
ns min
Minimum time between reads
SERIAL INTERFACE
fSCLK
18
MHz max
Frequency of serial read clock
t16
12
ns max
Delay from CS until SDATA three-state disabled
22
ns max
Data access time after SCLK rising edge/CS falling edge
t18
0.4 tSCLK
ns min
SCLK low pulse width
t19
0.4 tSCLK
ns min
SCLK high pulse width
t20
10
ns min
SCLK to data valid hold time after SCLK falling edge
t21
18
ns max
CS rising edge to SDATA high impedance
1
Sample tested during initial release to ensure compliance. All input signals are specified with tR = tF = 5 ns (10% to 90% of VDD) and timed from a voltage level of 1.6 V.
2
A buffer is used on the data output pins for this measurement.
200A
IOL
200A
IOH
1.6V
TO OUTPUT
PIN
CL
25pF
05020-
002
Figure 2. Load Circuit for Digital Output Timing Specification
相關(guān)PDF資料
PDF描述
GCC06DRTI-S93 CONN EDGECARD 12POS DIP .100 SLD
HBC08DRTH-S93 CONN EDGECARD 16POS DIP .100 SLD
0210490282 CABLE JUMPER 1.25MM .076M 22POS
SLP681M200E3P3 CAP ALUM 680UF 200V 20% SNAP
GEC20DRYS-S93 CONN EDGECARD 40POS DIP .100 SLD
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
EVAL-AD7658-1EDZ 制造商:AD 制造商全稱:Analog Devices 功能描述:250 kSPS, 6-Channel, Simultaneous Sampling, Bipolar, 16-/14-/12-Bit ADC
EVAL-AD7658-1SDZ 功能描述:數(shù)據(jù)轉(zhuǎn)換 IC 開發(fā)工具 Evaluation Control Board RoHS:否 制造商:Texas Instruments 產(chǎn)品:Demonstration Kits 類型:ADC 工具用于評估:ADS130E08 接口類型:SPI 工作電源電壓:- 6 V to + 6 V
EVAL-AD7658CBZ 功能描述:BOARD EVAL FOR AD7658 RoHS:是 類別:編程器,開發(fā)系統(tǒng) >> 評估板 - 模數(shù)轉(zhuǎn)換器 (ADC) 系列:iCMOS® 產(chǎn)品培訓模塊:Obsolescence Mitigation Program 標準包裝:1 系列:- ADC 的數(shù)量:1 位數(shù):12 采樣率(每秒):94.4k 數(shù)據(jù)接口:USB 輸入范圍:±VREF/2 在以下條件下的電源(標準):- 工作溫度:-40°C ~ 85°C 已用 IC / 零件:MAX11645 已供物品:板,軟件
EVAL-AD7660CB 制造商:AD 制造商全稱:Analog Devices 功能描述:Evaluation Board AD766X/AD767X
EVAL-AD7660CBZ 功能描述:BOARD EVALUATION FOR AD7660 RoHS:是 類別:編程器,開發(fā)系統(tǒng) >> 評估板 - 模數(shù)轉(zhuǎn)換器 (ADC) 系列:PulSAR® 產(chǎn)品培訓模塊:Obsolescence Mitigation Program 標準包裝:1 系列:- ADC 的數(shù)量:1 位數(shù):12 采樣率(每秒):94.4k 數(shù)據(jù)接口:USB 輸入范圍:±VREF/2 在以下條件下的電源(標準):- 工作溫度:-40°C ~ 85°C 已用 IC / 零件:MAX11645 已供物品:板,軟件