參數(shù)資料
型號: EVAL-AD7634CBZ
廠商: Analog Devices Inc
文件頁數(shù): 2/32頁
文件大?。?/td> 0K
描述: EVAL KIT AD7634
標(biāo)準(zhǔn)包裝: 1
系列: *
其它名稱: Q6500730
AD7634
Data Sheet
Rev. B | Page 10 of 32
Pin No.
Mnemonic
Type1
Description
22
D11 or
DI/O
When MODE[1:0] = 0, 1, or 2, this output is used as Bit 11 of the parallel port data output bus.
SDCLK
When MODE[1:0] = 3, Serial Data Clock. In all serial modes, this pin is used as the serial data clock input
or output, dependent on the logic state of the EXT/INT pin. The active edge where the data SDOUT is
updated depends on the logic state of the INVSCLK pin.
23
D12 or
DO
When MODE[1:0] = 0, 1, or 2, this output is used as Bit 12 of the parallel port data output bus.
SYNC
When MODE[1:0] = 3, Serial Data Frame Synchronization. In serial master mode (MODE[1:0] = 3,
EXT/INT= low), this output is used as a digital output frame synchronization for use with the internal
data clock.
When a read sequence is initiated and INVSYNC = low, SYNC is driven high and remains high while the
SDOUT output is valid.
When a read sequence is initiated and INVSYNC = high, SYNC is driven low and remains low while the
SDOUT output is valid.
24
D13 or
DO
When MODE[1:0] = 0, 1, or 2, this output is used as Bit 13 of the parallel port data output bus.
RDERROR
When MODE[1:0] = 3, Serial Data Read Error. In serial slave mode (MODE[1:0] = 3, EXT/INT = high), this
output is used as an incomplete data read error flag. If a data read is started and not completed when
the current conversion is completed, the current data is lost and RDERROR is pulsed high.
25
D14 or
DI/O
When MODE[1:0] = 0, 1, or 2, this output is used as Bit 14 of the parallel port data output bus.
HW/SW
When MODE[1:0] = 3, Serial Configuration Hardware/Software Select. In serial mode, this input is used
to configure the AD7634 by hardware or software. See the Hardware Configuration section and
When HW/SW = low, the AD7634 is configured through software using the serial configuration register.
When HW/SW = high, the AD7634 is configured through dedicated hardware input pins.
26
D15 or
DI/O
When MODE[1:0] = 0, 1, or 2, this output is used as Bit 15 of the parallel port data output bus.
SCIN
When MODE[1:0] = 3, Serial Configuration Data Input. In serial software configuration mode (HW/SW =
low), this input is used to serially write in, MSB first, the configuration data into the serial configuration
register. The data on this input is latched with SCCLK. See the Software Configuration section.
27
D16 or
DI/O
When MODE[1:0] = 0, 1, or 2, this output is used as Bit 16 of the parallel port data output bus.
SCCLK
When MODE[1:0] = 3, Serial Configuration Clock. In serial software configuration mode (HW/SW = low),
this input is used to clock in the data on SCIN. The active edge where the data SCIN is updated
depends on the logic state of the INVSCLK pin. See the Software Configuration section.
28
D17 or
DI/O
When MODE[1:0] = 0, 1, or 2, this output is used as Bit 17 of the parallel port data output bus.
SCCS
When MODE[1:0] = 3, Serial Configuration Chip Select. In serial software configuration mode
(HW/SW = low), this input enables the serial configuration port. See the Software Configuration section.
29
BUSY
DO
Busy Output. Transitions high when a conversion is started and remains high until the conversion
is completed and the data is latched into the on-chip shift register. The falling edge of BUSY can be
used as a data-ready clock signal. Note that in master read after convert mode (MODE[1:0] = 3,
EXT/INT = low, RDC = low), the busy time changes according to Table 4.
30
TEN
Input Range Select. Used in conjunction with BIPOLAR per the following:
Input Range
BIPOLAR
TEN
0 V to 5 V
Low
0 V to 10 V
Low
High
±5 V
High
Low
±10 V
High
31
RD
DI
Read Data. When CS and RD are both low, the interface parallel or serial output bus is enabled.
32
CS
DI
Chip Select. When CS and RD are both low, the interface parallel or serial output bus is enabled. CS is
also used to gate the external clock in slave serial mode (not used for serial configurable port).
33
RESET
DI
Reset Input. When high, reset the AD7634. Current conversion, if any, is aborted. The falling edge of
RESET resets the data outputs to all zeros (with OB/2C = high) and clears the configuration register. See
the Digital Interface section. If not used, this pin can be tied to OGND.
34
PD
Power-Down Input. When PD = high, power down the ADC. Power consumption is reduced and
conversions are inhibited after the current one is completed. The digital interface remains active
during power down.
35
CNVST
DI
Conversion Start. A falling edge on CNVST puts the internal sample-and-hold into the hold state and
initiates a conversion.
相關(guān)PDF資料
PDF描述
VI-271-EY CONVERTER MOD DC/DC 12V 50W
RCB10DHND CONN EDGECARD 20POS DIP .050 SLD
0982660865 CBL 17POS 0.5MM JMPR TYPE A 6"
VI-J4B-EY CONVERTER MOD DC/DC 95V 50W
XRD98L63EVAL EVAL BOARD FOR XRD98L63
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
EVAL-AD7634EDZ 功能描述:BOARD EVAL FOR AD7634 RoHS:是 類別:編程器,開發(fā)系統(tǒng) >> 評估板 - 模數(shù)轉(zhuǎn)換器 (ADC) 系列:* 產(chǎn)品培訓(xùn)模塊:Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- ADC 的數(shù)量:1 位數(shù):12 采樣率(每秒):94.4k 數(shù)據(jù)接口:USB 輸入范圍:±VREF/2 在以下條件下的電源(標(biāo)準(zhǔn)):- 工作溫度:-40°C ~ 85°C 已用 IC / 零件:MAX11645 已供物品:板,軟件
EVAL-AD7641CB 制造商:Analog Devices 功能描述:EVAL FOR AD7641CB - Bulk
EVAL-AD7641CB1 制造商:AD 制造商全稱:Analog Devices 功能描述:18-Bit, 2 MSPS SAR ADC
EVAL-AD7641CBZ 功能描述:BOARD EVALUATION FOR AD7641 RoHS:是 類別:編程器,開發(fā)系統(tǒng) >> 評估板 - 模數(shù)轉(zhuǎn)換器 (ADC) 系列:PulSAR® 產(chǎn)品培訓(xùn)模塊:Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- ADC 的數(shù)量:1 位數(shù):12 采樣率(每秒):94.4k 數(shù)據(jù)接口:USB 輸入范圍:±VREF/2 在以下條件下的電源(標(biāo)準(zhǔn)):- 工作溫度:-40°C ~ 85°C 已用 IC / 零件:MAX11645 已供物品:板,軟件
EVAL-AD7641EDZ 功能描述:BOARD EVAL FOR AD7641 RoHS:是 類別:編程器,開發(fā)系統(tǒng) >> 評估板 - 模數(shù)轉(zhuǎn)換器 (ADC) 系列:* 產(chǎn)品培訓(xùn)模塊:Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- ADC 的數(shù)量:1 位數(shù):12 采樣率(每秒):94.4k 數(shù)據(jù)接口:USB 輸入范圍:±VREF/2 在以下條件下的電源(標(biāo)準(zhǔn)):- 工作溫度:-40°C ~ 85°C 已用 IC / 零件:MAX11645 已供物品:板,軟件