- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄17036 > EVAL-AD7610EDZ (Analog Devices Inc)BOARD EVAL FOR AD7610 PDF資料下載
參數(shù)資料
| 型號： | EVAL-AD7610EDZ |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 32/32頁 |
| 文件大?。?/td> | 0K |
| 描述： | BOARD EVAL FOR AD7610 |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 系列： | * |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁當(dāng)前第32頁
Data Sheet
AD7610
Rev. A | Page 9 of 32
Pin No.
Mnemonic
Type1
Description
14
D5 or
DI/O
In parallel mode, this output is used as Bit 5 of the parallel port data output bus.
INVSYNC
Serial Data Invert Sync Select. In serial master mode (SER/PAR = high, EXT/INT = low). This input is used to
select the active state of the SYNC signal.
When INVSYNC = low, SYNC is active high.
When INVSYNC = high, SYNC is active low.
15
D6 or
DI/O
In parallel mode, this output is used as Bit 6 of the parallel port data output bus.
INVSCLK
In all serial modes, invert SDCLK/SCCLK select. This input is used to invert both SDCLK and SCCLK.
When INVSCLK = low, the rising edge of SDCLK/SCCLK are used.
When INVSCLK = high, the falling edge of SDCLK/SCCLK are used.
16
D7 or
DI/O
In parallel mode, this output is used as Bit 7 of the parallel port data output bus.
RDC or
Serial Data Read During Convert. In serial master mode (SER/PAR = high, EXT/INT = low) RDC is used to select
the read mode. See the
When RDC = low, the current result is read after conversion. Note the maximum throughput is not attainable
in this mode.
When RDC = high, the previous conversion result is read during the current conversion.
SDIN
Serial Data In. In serial slave mode (SER/PAR = high EXT/INT = high) SDIN can be used as a data input to daisy-
chain the conversion results from two or more ADCs onto a single SDOUT line. The digital data level on SDIN is
output on SDOUT with a delay of 16 SDCLK periods after the initiation of the read sequence.
18
OVDD
P
Input/Output Interface Digital Power. Nominally at the same supply as the supply of the host interface 2.5 V, 3
V, or 5 V and decoupled with 10 μF and 100 nF capacitors.
19
DVDD
P
Digital Power. Nominally at 4.75 V to 5.25 V and decoupled with 10 μF and 100 nF capacitors. Can be supplied
from AVDD.
20
DGND
P
Digital Power Ground. Ground reference point for digital outputs. Should be connected to system digital
ground ideally at the same potential as AGND and OGND.
21
D8 or
DO
In parallel mode, this output is used as Bit 8 of the parallel port data output bus.
SDOUT
Serial Data output. In all serial modes this pin is used as the serial data output synchronized to SDCLK.
Conversion results are stored in an on-chip register. The AD7610 provides the conversion result, MSB first,
from its internal shift register. The data format is determined by the logic level of OB/2C.
When EXT/INT = low, (master mode) SDOUT is valid on both edges of SDCLK.
When EXT/INT = high (slave mode).
When INVSCLK = low, SDOUT is updated on SDCLK rising edge.
When INVSCLK = high, SDOUT is updated on SDCLK falling edge.
22
D9 or
DI/O
In parallel mode, this output is used as Bit 9 of the parallel port data output bus.
SDCLK
Serial Data Clock. In all serial modes, this pin is used as the serial data clock input or output, dependent on the
logic state of the EXT/INT pin. The active edge where the data SDOUT is updated depends on the logic state of
the INVSCLK pin.
23
D10 or
DO
In parallel mode, this output is used as Bit 10 of the parallel port data output bus.
SYNC
Serial Data Frame Synchronization. In serial master mode (SER/PAR = high, EXT/INT= low), this output is used
as a digital output frame synchronization for use with the internal data clock.
When a read sequence is initiated and INVSYNC = low, SYNC is driven high and remains high while the SDOUT
output is valid.
When a read sequence is initiated and INVSYNC = high, SYNC is driven low and remains low while the SDOUT
output is valid.
24
D11 or
DO
In parallel mode, this output is used as Bit 11 of the parallel port data output bus.
RDERROR
Serial Data Read Error. In serial slave mode (SER/PAR = high, EXT/INT = high), this output is used as an
incomplete data read error flag. If a data read is started and not completed when the current conversion is
complete, the current data is lost and RDERROR is pulsed high.
25
D12 or
DI/O
In parallel mode, this output is used as Bit 12 of the parallel port data output bus.
HW/SW
Serial Configuration Hardware/Software Select. In serial mode, this input is used to configure the AD7610 by
hardware or software. See the
Hardware Configuration section and Software Configuration section.
When HW/SW = low, the AD7610 is configured through software using the serial configuration register.
When HW/SW = high, the AD7610 is configured through dedicated hardware input pins.
26
D13 or
DI/O
In parallel mode, this output is used as Bit 13 of the parallel port data output bus.
SCIN
Serial Configuration Data Input. In serial software configuration mode (SER/PAR = high, HW/SW = low) this
input is used to serially write in, MSB first, the configuration data into the serial configuration register. The
data on this input is latched with SCCLK. See the
Software Configuration section.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| HSC10DREN-S13 | CONN EDGECARD 20POS .100 EXTEND |
| ADR293GRZ-REEL7 | IC VREF SERIES PREC 5V 8-SOIC |
| VE-J1M-EY | CONVERTER MINIMOD DC/DC 10V 50W |
| HSC10DREH-S13 | CONN EDGECARD 20POS .100 EXTEND |
| GEC40DRYN-S13 | CONN EDGECARD 80POS .100 EXTEND |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| EVAL-AD7612CB | 制造商:Analog Devices 功能描述:EVAL BD FOR AD7612 - Bulk |
| EVAL-AD7612CBZ | 功能描述:BOARD EVALUATION FOR AD7612 RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評估板 - 模數(shù)轉(zhuǎn)換器 (ADC) 系列:PulSAR® 產(chǎn)品培訓(xùn)模塊:Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- ADC 的數(shù)量:1 位數(shù):12 采樣率（每秒）:94.4k 數(shù)據(jù)接口:USB 輸入范圍:±VREF/2 在以下條件下的電源（標(biāo)準(zhǔn)）:- 工作溫度:-40°C ~ 85°C 已用 IC / 零件:MAX11645 已供物品:板，軟件 |
| EVAL-AD7612EDZ | 功能描述:BOARD EVAL FOR AD7612 RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評估板 - 模數(shù)轉(zhuǎn)換器 (ADC) 系列:PulSAR® 產(chǎn)品培訓(xùn)模塊:Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- ADC 的數(shù)量:1 位數(shù):12 采樣率（每秒）:94.4k 數(shù)據(jù)接口:USB 輸入范圍:±VREF/2 在以下條件下的電源（標(biāo)準(zhǔn)）:- 工作溫度:-40°C ~ 85°C 已用 IC / 零件:MAX11645 已供物品:板，軟件 |
| EVAL-AD7621CB2 | 制造商:AD 制造商全稱:Analog Devices 功能描述:16-Bit, 2 LSB INL, 3 MSPS PulSAR?? ADC |
| EVAL-AD7621CB-U1 | 制造商:Analog Devices 功能描述:EVAL FOR AD7621 - Bulk |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。