參數(shù)資料
型號(hào)： EVAL-AD7322CBZ
廠商： Analog Devices Inc
文件頁(yè)數(shù)： 26/37頁(yè)
文件大?。?/td> 0K
描述： BOARD EVALUATION FOR AD7322
標(biāo)準(zhǔn)包裝： 1
系列： iCMOS®
ADC 的數(shù)量： 1
位數(shù)： 12
采樣率（每秒）： 1M
數(shù)據(jù)接口： 串行
輸入范圍： ±10 V
在以下條件下的電源（標(biāo)準(zhǔn)）： 30mW @ 1MSPS
工作溫度： -40°C ~ 85°C
已用 IC / 零件： AD7322
已供物品： 板，CD
相關(guān)產(chǎn)品： AD7322BRUZ-REEL-ND - IC ADC 12BIT+SAR 2CHAN 14-TSSOP
AD7322BRUZ-REEL7-ND - IC ADC 12BIT+ SAR 2CHAN 14TSSOP
AD7322BRUZ-ND - IC ADC 12BIT+ SAR 2CHAN 14TSSOP
Data Sheet
AD7322
Rev. B | Page 31 of 36
MICROPROCESSOR INTERFACING
The serial interface on the AD7322 allows the part to be directly
connected to a range of different microprocessors. This section
explains how to interface the AD7322 with some common micro-
controller and DSP serial interface protocols.
The ADSP-21xx family of DSPs interface directly to the AD7322
without requiring glue logic. The VDRIVE pin of the AD7322 takes
the same supply voltage as that of the ADSP-21xx. This allows
the ADC to operate at a higher supply voltage than its serial
interface. The SPORT0 on the ADSP-21xx should be configured
as shown in Table 14.
Table 14. SPORT0 Control Register Setup
Setting
Description
TFSW = RFSW = 1
Alternative framing
INVRFS = INVTFS = 1
Active low frame signal
DTYPE = 00
Right justify data
SLEN = 1111
16-bit data word
ISCLK = 1
Internal serial clock
TFSR = RFSR = 1
Frame every word
IRFS = 0
Internal receive frame sync
ITFS = 1
Internal transmit frame sync
The connection diagram is shown in Figure 51. The ADSP-21xx
has TFS0 and RFS0 tied together. TFS0 is set as an output, and
RFS0 is set as an input. The DSP operates in alternative framing
mode, and the SPORT0 control register is set up as described in
Table 14. The frame synchronization signal generated on the
TFS is tied to CS and, as with all signal processing applications,
requires equidistant sampling. However, as in this example, the
timer interrupt is used to control the sampling rate of the ADC
and under certain conditions equidistant sampling cannot be
achieved.
AD73221
ADSP-21xx1
SCLK
SCLK0
CS
TFS0
RFS0
DOUT
DIN
DT0
DR0
VDD
VDRIVE
1ADDITIONAL PINS OMITTED FOR CLARITY.
04863-
037
Figure 51. Interfacing the AD7322 to the ADSP-21xx
The timer registers are loaded with a value that provides an
interrupt at the required sampling interval. When an interrupt
is received, a value is transmitted with TFS/DT (ADC control
word). The TFS is used to control the RFS and, therefore, the
reading of data.
The frequency of the serial clock is set in the SCLKDIV register.
When the instruction to transmit with TFS is given (AX0 = TX0),
the state of the serial clock is checked. The DSP waits until the
SCLK goes high, low, and then high again before starting the
transmission. If the timer and SCLK are chosen so that the
instruction to transmit occurs on or near the rising edge of
SCLK, data can be transmitted either immediately or at the next
clock edge.
For example, the ADSP-2111 has a master clock frequency of
16 MHz. If the SCLKDIV register is loaded with the value 3,
an SCLK of 2 MHz is obtained, and eight master clock periods
elapse for every one SCLK period. If the timer registers are loaded
with the value 803, 100.5 SCLKs occur between interrupts and,
subsequently, between transmit instructions. This situation leads
to nonequidistant sampling because the transmit instruction occurs
on an SCLK edge. If the number of SCLKs between interrupts is
an integer of N, equidistant sampling is implemented by the DSP.
The ADSP-BF53x family of DSPs interface directly to the
AD7322 without requiring glue logic, as shown in Figure 52.
The SPORT0 Receive Configuration 1 register should be set up
as outlined in Table 15.
AD73221
ADSP-BF53x1
VDD
VDRIVE
SCLK
RSCLK0
DIN
DT0
DOUT
DR0
CS
RFS0
1ADDITIONAL PINS OMITTED FOR CLARITY.
04863-
038
Figure 52. Interfacing the AD7322 to the ADSP-BF53x
Table 15. SPORT0 Receive Configuration 1 Register
Setting
Description
RCKFE = 1
Sample data with falling edge of RSCLK
LRFS = 1
Active low frame signal
RFSR = 1
Frame every word
IRFS = 1
Internal RFS used
RLSBIT = 0
Receive MSB first
RDTYPE = 00
Zero fill
IRCLK = 1
Internal receive clock
RSPEN = 1
Receive enable
SLEN = 1111
16-bit data-word
TFSR = RFSR = 1
Transmit and receive frame sync
相關(guān)PDF資料
PDF描述
EEM31DTMS CONN EDGECARD 62POS R/A .156 SLD
0210490887 CABLE JUMPER 1.25MM .152M 19POS
GEM30DRMI CONN EDGECARD 60POS .156 SQ WW
EEM28DTKH CONN EDGECARD 56POS DIP .156 SLD
EVAL-AD7484CBZ BOARD EVALUATION FOR AD7484
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
EVAL-AD7323CB 制造商:AD 制造商全稱:Analog Devices 功能描述:500 kSPS, 4-Channel, Software-Selectable, True Bipolar Input, 12-Bit Plus Sign ADC
EVAL-AD7323CBZ 功能描述:BOARD EVALUATION FOR AD7323CBZ RoHS:是 類別:編程器，開(kāi)發(fā)系統(tǒng) >> 評(píng)估板 - 模數(shù)轉(zhuǎn)換器 (ADC) 系列:iCMOS® 產(chǎn)品培訓(xùn)模塊:Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- ADC 的數(shù)量:1 位數(shù):12 采樣率（每秒）:94.4k 數(shù)據(jù)接口:USB 輸入范圍:±VREF/2 在以下條件下的電源（標(biāo)準(zhǔn)）:- 工作溫度:-40°C ~ 85°C 已用 IC / 零件:MAX11645 已供物品:板，軟件
EVAL-AD7324CB 制造商:AD 制造商全稱:Analog Devices 功能描述:4-Channel, Software-Selectable, True Bipolar Input, 12-Bit Plus Sign ADC
EVAL-AD7324CBZ 功能描述:BOARD EVALUATION FOR AD7324CBZ RoHS:是 類別:編程器，開(kāi)發(fā)系統(tǒng) >> 評(píng)估板 - 模數(shù)轉(zhuǎn)換器 (ADC) 系列:iCMOS® 產(chǎn)品培訓(xùn)模塊:Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- ADC 的數(shù)量:1 位數(shù):12 采樣率（每秒）:94.4k 數(shù)據(jù)接口:USB 輸入范圍:±VREF/2 在以下條件下的電源（標(biāo)準(zhǔn)）:- 工作溫度:-40°C ~ 85°C 已用 IC / 零件:MAX11645 已供物品:板，軟件
EVAL-AD7327CB 制造商:AD 制造商全稱:Analog Devices 功能描述:500 kSPS, 8-Channel, Software-Selectable, True Bipolar Input, 12-Bit Plus Sign ADC
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*