V
參數(shù)資料
型號: EVAL-AD7276SDZ
廠商: Analog Devices Inc
文件頁數(shù): 29/29頁
文件大?。?/td> 0K
描述: BOARD EVAL FOR AD7276
標(biāo)準(zhǔn)包裝: 1
ADC 的數(shù)量: 1
位數(shù): 12
采樣率(每秒): 3M
數(shù)據(jù)接口: 串行
輸入范圍: 0 ~ 3.6 V
在以下條件下的電源(標(biāo)準(zhǔn)): 19.8mW @ 3MSPS,3.6 V
工作溫度: -40°C ~ 125°C
已用 IC / 零件: AD7276
已供物品:
AD7276/AD7277/AD7278
Rev. C | Page 8 of 28
Parameter
B Grade1, 2
Unit
Test Conditions/Comments
POWER REQUIREMENTS
VDD
2.35/3.6
V min/max
IDD
Digital I/Ps = 0 V or VDD
Normal Mode (Static)
0.5
mA typ
VDD = 3.6 V, SCLK on or off
Normal Mode (Operational)
5.5
mA max
VDD = 2.35 V to 3.6 V, fSAMPLE = 3 MSPS
3.5
mA typ
VDD = 3 V
Partial Power-Down Mode (Static)
34
μA typ
Full Power-Down Mode (Static)
2
μA max
40°C to +85°C, typically 0.1 μA
10
μA max
+85°C to +125°C
Power Dissipation5
Normal Mode (Operational)
19.8
mW max
VDD = 3.6 V, fSAMPLE = 3 MSPS
10.5
mW typ
VDD = 3 V
Partial Power-Down
102
μW typ
VDD = 3 V
Full Power-Down
7.2
μW max
VDD = 3.6 V, 40°C to +85°C
1 Temperature range from 40°C to +125°C.
2 Typical specifications are tested with VDD = 3 V and at 25°C.
3 See the Terminology section.
4 Guaranteed by characterization.
5 See the Power vs. Throughput Rate section.
TIMING SPECIFICATIONS—AD7276/AD7277/AD7278
VDD = 2.35 V to 3.6 V, TA = TMIN to TMAX, unless otherwise noted.1
Table 5.
Parameter2
Limit at TMIN, TMAX
Unit
Description
500
kHz min4
48
MHz max
B grade
16
MHz max
Y grade
tCONVERT
14 × tSCLK
AD7276
12 × tSCLK
AD7277
10 × tSCLK
AD7278
tQUIET
4
ns min
Minimum quiet time required between the bus relinquish and the
start of the next conversion
t1
3
ns min
Minimum CS pulse width
t2
6
ns min
CS to SCLK setup time
4
ns max
Delay from CS until SDATA three-state disabled
15
ns max
Data access time after SCLK falling edge
t5
0.4 tSCLK
ns min
SCLK low pulse width
t6
0.4 tSCLK
ns min
SCLK high pulse width
t75
5
ns min
SCLK to data valid hold time
t8
14
ns max
SCLK falling edge to SDATA three-state
5
ns min
SCLK falling edge to SDATA three-state
t9
4.2
ns max
CS rising edge to SDATA three-state
TPOWER-UP6
1
μs max
Power-up time from full power-down
1 Sample tested during initial release to ensure compliance. All timing specifications given are with a 10 pF load capacitance. With a load capacitance greater than this
value, a digital buffer or latch must be used.
2 Guaranteed by characterization. All input signals are specified with tr = tf = 2 ns (10% to 90% of VDD) and timed from a voltage level of 1.6 V.
3 Mark/space ratio for the SCLK input is 40/60 to 60/40.
4 Minimum fSCLK at which specifications are guaranteed.
5 The time required for the output to cross the VIH or VIL voltage.
6 See the Power-Up Times section.
相關(guān)PDF資料
PDF描述
ABC05DRYS CONN EDGECARD 10POS .100 DIP SLD
ESC06DREI-S734 CONN EDGECARD 12POS .100 EYELET
EBC12DREI-S734 CONN EDGECARD 24POS .100 EYELET
ABC07DRXN CONN EDGECARD 14POS .100 DIP SLD
0210490903 CABLE JUMPER 1.25MM .076M 21POS
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
EVAL-AD7277CB 制造商:Analog Devices 功能描述:EVAL BD 3 MSPS, 12-/10-/8BIT ADCS IN 6-LEAD TSOT - Bulk
EVAL-AD7280AEDZ 功能描述:BOARD EVAL FOR AD7280 RoHS:是 類別:編程器,開發(fā)系統(tǒng) >> 評估演示板和套件 系列:- 標(biāo)準(zhǔn)包裝:1 系列:PSoC® 主要目的:電源管理,熱管理 嵌入式:- 已用 IC / 零件:- 主要屬性:- 次要屬性:- 已供物品:板,CD,電源
EVAL-AD7291SDZ 功能描述:BOARD EVAL FOR AD7291 RoHS:是 類別:編程器,開發(fā)系統(tǒng) >> 評估板 - 模數(shù)轉(zhuǎn)換器 (ADC) 系列:- 產(chǎn)品培訓(xùn)模塊:Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- ADC 的數(shù)量:1 位數(shù):12 采樣率(每秒):94.4k 數(shù)據(jù)接口:USB 輸入范圍:±VREF/2 在以下條件下的電源(標(biāo)準(zhǔn)):- 工作溫度:-40°C ~ 85°C 已用 IC / 零件:MAX11645 已供物品:板,軟件
EVAL-AD7292SDZ 功能描述:數(shù)據(jù)轉(zhuǎn)換 IC 開發(fā)工具 EVALUATION BOARD RoHS:否 制造商:Texas Instruments 產(chǎn)品:Demonstration Kits 類型:ADC 工具用于評估:ADS130E08 接口類型:SPI 工作電源電壓:- 6 V to + 6 V
EVAL-AD7294EBZ 功能描述:BOARD EVALUATION FOR AD7294 RoHS:是 類別:編程器,開發(fā)系統(tǒng) >> 評估板 - 模數(shù)轉(zhuǎn)換器 (ADC) 系列:- 產(chǎn)品培訓(xùn)模塊:Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- ADC 的數(shù)量:1 位數(shù):12 采樣率(每秒):94.4k 數(shù)據(jù)接口:USB 輸入范圍:±VREF/2 在以下條件下的電源(標(biāo)準(zhǔn)):- 工作溫度:-40°C ~ 85°C 已用 IC / 零件:MAX11645 已供物品:板,軟件