參數資料
型號： EVAL-AD5754REBZ
廠商： Analog Devices Inc
文件頁數： 14/32頁
文件大?。?/td> 0K
描述： BOARD EVAL FOR AD5754R
標準包裝： 1
DAC 的數量： 4
位數： 16
采樣率（每秒）： *
數據接口： 串行
設置時間： 10µs
DAC 型： 電壓
工作溫度： -40°C ~ 85°C
已供物品： 板
已用 IC / 零件： AD5754
AD5724R/AD5734R/AD5754R
Rev. E | Page 21 of 32
Standalone Operation
The serial interface works with both a continuous and a
noncontinuous serial clock. A continuous SCLK source can
only be used if SYNC is held low for the correct number of
clock cycles. In gated clock mode, a burst clock containing the
exact number of clock cycles must be used, and SYNC must be
taken high after the final clock to latch the data. The first falling
edge of SYNC starts the write cycle. Exactly 24 falling clock
edges must be applied to SCLK before SYNC is brought high
again. If SYNC is brought high before the 24th falling SCLK
edge, the data written is invalid. If more than 24 falling SCLK
edges are applied before SYNC is brought high, the input data
is also invalid. The input register addressed is updated on the
rising edge of SYNC. For another serial transfer to take place,
SYNC must be brought low again. After the end of the serial
data transfer, data is automatically transferred from the input
shift register to the addressed register.
When the data has been transferred into the chosen register
of the addressed DAC, all DAC registers and outputs can be
updated by taking LDAC low while SYNC is high.
*ADDITIONAL PINS OMITTED FOR CLARITY.
68HC11*
MISO
SDIN
SCLK
MOSI
SCK
PC7
PC6
SDO
SCLK
SDO
SCLK
SDO
SDIN
SYNC
LDAC
AD5724R/
AD5734R/
AD5754R*
AD5724R/
AD5734R/
AD5754R*
AD5724R/
AD5734R/
AD5754R*
06
46
5-
0
08
Figure 46. Daisy Chaining the AD5724R/AD5734R/AD5754R
Daisy-Chain Operation
For systems that contain several devices, the SDO pin can be
used to daisy-chain several devices together. Daisy-chain mode
can be useful in system diagnostics and in reducing the number
of serial interface lines. The first falling edge of SYNC starts the
write cycle. SCLK is continuously applied to the input shift
register when SYNC is low. If more than 24 clock pulses are
applied, the data ripples out of the shift register and appears
on the SDO line. This data is clocked out on the rising edge of
SCLK and is valid on the falling edge. By connecting the SDO
of the first device to the SDIN input of the next device in the
chain, a multidevice interface is constructed. Each device in the
system requires 24 clock pulses. Therefore, the total number of
clock cycles must equal 24 × N, where N is the total number of
AD5724R/AD5734R/AD5754R devices in the chain. When the
serial transfer to all devices is complete, SYNC is taken high.
This latches the input data in each device in the daisy chain and
prevents any further data from being clocked into the input shift
register. The serial clock can be a continuous or gated clock.
A continuous SCLK source can only be used if SYNC is held
low for the correct number of clock cycles. In gated clock mode,
a burst clock containing the exact number of clock cycles must
be used, and SYNC must be taken high after the final clock to
latch the data.
Readback Operation
Readback mode is invoked by setting the R/W bit to 1 in the
write operation to the serial input shift register. (If the SDO
output is disabled via the SDO disable bit in the control register,
it is automatically enabled for the duration of the read operation,
after which it is disabled again.) With R/W set to 1, Bit A2 to Bit
A0 in association with Bit REG2 to Bit REG0 select the register
to be read. The remaining data bits in the write sequence are don’t
care bits. During the next SPI write, the data appearing on the
SDO output contains the data from the previously addressed
register. For a read of a single register, the NOP command can
be used in clocking out the data from the selected register on
SDO. The readback diagram in
shows the readback
sequence. For example, to read back the DAC register of
Channel A, the following sequence should be implemented:
1.
Write 0x800000 to the AD5724R/AD5734R/AD5754R
input register. This configures the part for read mode
with the DAC register of Channel A selected. Note that
all the data bits, DB15 to DB0, are don’t care bits.
2.
Follow this with a second write, a NOP condition, 0x180000.
During this write, the data from the register is clocked out
on the SDO line.
相關PDF資料
PDF描述
NRS5020T6R8MMGJ INDUCTOR 6.8UH 1.65A 20% SMD
AP2146MPG-13 IC USB PWR SWITCH .5A DUAL 8MSOP
380LX472M035J012 CAP ALUM 4700UF 35V 20% SNAP
EVAL-AD5443SDZ BOARD EVAL FOR AD5443
ESA10DTBD CONN EDGECARD 20POS R/A .125 SLD
相關代理商/技術參數
參數描述
EVAL-AD5755-1SDZ 功能描述:BOARD EVAL FOR AD5755-1 RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評估板 - 數模轉換器 (DAC) 系列:- 產品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:1 系列:- DAC 的數量:4 位數:12 采樣率（每秒）:- 數據接口:串行，SPI? 設置時間:3µs DAC 型:電流/電壓 工作溫度:-40°C ~ 85°C 已供物品:板 已用 IC / 零件:MAX5581
EVAL-AD5755SDZ 功能描述:BOARD EVAL FOR AD5755 RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評估板 - 數模轉換器 (DAC) 系列:- 產品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:1 系列:- DAC 的數量:4 位數:12 采樣率（每秒）:- 數據接口:串行，SPI? 設置時間:3µs DAC 型:電流/電壓 工作溫度:-40°C ~ 85°C 已供物品:板 已用 IC / 零件:MAX5581
EVAL-AD5757SDZ 功能描述:BOARD EVAL FOR AD5757 RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評估板 - 數模轉換器 (DAC) 系列:- 產品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:1 系列:- DAC 的數量:4 位數:12 采樣率（每秒）:- 數據接口:串行，SPI? 設置時間:3µs DAC 型:電流/電壓 工作溫度:-40°C ~ 85°C 已供物品:板 已用 IC / 零件:MAX5581
EVAL-AD5760SDZ 功能描述:BOARD EVAL FOR AD5760SDZ RoHS:否 類別:編程器，開發(fā)系統(tǒng) >> 評估板 - 數模轉換器 (DAC) 系列:* 產品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:1 系列:- DAC 的數量:4 位數:12 采樣率（每秒）:- 數據接口:串行，SPI? 設置時間:3µs DAC 型:電流/電壓 工作溫度:-40°C ~ 85°C 已供物品:板 已用 IC / 零件:MAX5581
EVAL-AD5764EB 制造商:Analog Devices 功能描述:EVALUATION BOARD FOR QUAD, 16-BIT, HIGH ACCURACY, SERIAL INPUT, BIPOLAR VOLTAGE OUTPUT DAC 制造商:Analog Devices 功能描述:EVALUATION CONTROL BOARD I.C. - Bulk
發(fā)布緊急采購，3分鐘左右您將得到回復。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*