- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄17070 > EVAL-AD5504EBZ (Analog Devices Inc)BOARD EVAL FOR AD5504 PDF資料下載
參數(shù)資料
| 型號： | EVAL-AD5504EBZ |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 17/20頁 |
| 文件大?。?/td> | 0K |
| 描述： | BOARD EVAL FOR AD5504 |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 系列： | nanoDAC™ |
| DAC 的數(shù)量： | 1 |
| 位數(shù)： | 12 |
| 采樣率（每秒）： | 16M |
| 數(shù)據(jù)接口： | SPI?、QSPI?、MICROWIRE? 和 DSP |
| 設(shè)置時間： | 45µs |
| DAC 型： | 電壓 |
| 工作溫度： | -40°C ~ 105°C |
| 已供物品： | 板 |
| 已用 IC / 零件： | AD5504 |
AD5504
Data Sheet
Rev. B | Page 6 of 20
TIMING CHARACTERISTICS
VDD = 30 V, VLOGIC = 2.3 V to 5.5 V and 40°C < TA < +105°C; all specifications TMIN to TMAX, unless otherwise noted.
Table 4.
Parameter
Limit1
Unit
Test Conditions/Comments
t12
60
ns min
SCLK cycle time
t2
10
ns min
SCLK high time
t3
10
ns min
SCLK low time
t4
25
ns min
SYNC falling edge to SCLK rising edge setup time
t5
15
ns min
Data setup time
t6
5
ns min
Data hold time
t7
0
ns min
SCLK falling edge to SYNC rising edge
t8
20
ns min
Minimum SYNC high time
t9
20
ns min
LDAC pulse width low
t10
50
ns min
SCLK falling edge to LDAC rising edge
t11
15
ns min
CLR pulse width low
t12
100
ns typ
CLR pulse activation time
t13
20
μs typ
ALARM clear time
t14
110
ns min
SCLK cycle time in read mode
55
ns max
SCLK rising edge to SDO valid
25
ns min
SCLK to SDO data hold time
50
μs max
Power-on reset time (this is not shown in the timing diagrams)
50
μs max
Power-on time (this is not shown in the timing diagrams)
t19
5
μs typ
ALARM clear to output amplifier turn on (this is not shown in the timing
diagrams)
1
All input signals are specified with tr = tf = 1 ns/V (10% to 90% of VDD) and timed from a voltage level of (VIL + VIH)/2.
2
Maximum SCLK frequency is 16.667 MHz.
3
Under load conditions shown in Figure 2.
4
Time from when the VDD/VLOGIC supplies are powered-up to when a digital interface command can be executed.
5
Time required from execution of power-on software command to when the DAC outputs have settled to 1 V.
VOH (MIN) – VOL (MAX)
2
200A
IOL
200A
IOH
TO OUTPUT
PIN
CL
50pF
07994-
002
Figure 2. Load Circuit for SDO Timing Diagram
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| V24C48E150B | CONVERTER MOD DC/DC 48V 150W |
| 0210490950 | CABLE JUMPER 1.25MM .127M 25POS |
| DC1011A-B | BOARD DELTA SIGMA ADC LTC2496 |
| EVAL-AD5501EBZ | BOARD EVAL FOR AD5501 |
| V24C48C50BL | CONVERTER MOD DC/DC 48V 50W |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| EVAL-AD5516-1EB | 制造商:Analog Devices 功能描述:EVALUATION BOARD I.C. - Bulk |
| EVAL-AD5516-1EBZ | 功能描述:BOARD EVAL FOR AD5516-1 2.5V RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評估板 - 數(shù)模轉(zhuǎn)換器 (DAC) 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- DAC 的數(shù)量:4 位數(shù):12 采樣率（每秒）:- 數(shù)據(jù)接口:串行，SPI? 設(shè)置時間:3µs DAC 型:電流/電壓 工作溫度:-40°C ~ 85°C 已供物品:板 已用 IC / 零件:MAX5581 |
| EVAL-AD5516-2EB | 制造商:Analog Devices 功能描述:EVALUATION BOARD I.C. - Bulk |
| EVAL-AD5516-2EBZ | 功能描述:BOARD EVALUATION FOR AD5516-2 RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評估板 - 數(shù)模轉(zhuǎn)換器 (DAC) 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- DAC 的數(shù)量:4 位數(shù):12 采樣率（每秒）:- 數(shù)據(jù)接口:串行，SPI? 設(shè)置時間:3µs DAC 型:電流/電壓 工作溫度:-40°C ~ 85°C 已供物品:板 已用 IC / 零件:MAX5581 |
| EVAL-AD5516-3EB | 制造商:AD 制造商全稱:Analog Devices 功能描述:16-Channel, 12-Bit Voltage-Output DAC with 14-Bit Increment Mode |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。