- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄17076 > EVAL-AD5424EBZ (Analog Devices Inc)BOARD EVALUATION FOR AD5424 PDF資料下載
參數(shù)資料
| 型號： | EVAL-AD5424EBZ |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 13/29頁 |
| 文件大小： | 0K |
| 描述： | BOARD EVALUATION FOR AD5424 |
| 產(chǎn)品培訓(xùn)模塊： | DAC Architectures |
| 標(biāo)準(zhǔn)包裝： | 1 |
| DAC 的數(shù)量： | 1 |
| 位數(shù)： | 8 |
| 采樣率（每秒）： | 20.4M |
| 數(shù)據(jù)接口： | 并聯(lián) |
| 設(shè)置時間： | 30µs |
| DAC 型： | 電流 |
| 工作溫度： | -40°C ~ 125°C |
| 已供物品： | 板，CD |
| 已用 IC / 零件： | AD5424 |
| 相關(guān)產(chǎn)品： | AD5424YRUZ-REEL7-ND - IC DAC 8BIT MULTIPLYING 16-TSSOP AD5424YRUZ-REEL-ND - IC DAC 8BIT MULTIPLYING 16-TSSOP AD5424YRUZ-ND - IC DAC 8BIT MULTIPLYING 16-TSSOP AD5424YRU-REEL7-ND - IC DAC 8BIT MULTIPLYING 20-TSSOP AD5424YRU-ND - IC DAC 8BIT MULTIPLYING 16-TSSOP AD5424YCPZ-REEL7-ND - IC DAC 8BIT MULTIPLYING 20-LFCSP AD5424YCPZ-ND - IC DAC 8BIT MULTIPLYING 20-LFCSP |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁當(dāng)前第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁
Data Sheet
AD5424/AD5433/AD5445
Rev. D | Page 19 of 28
03160-050
VREF
±10V
VDD
R/W
R2
R1
R3
20k
R4
10k
R5
20k
IOUT1
IOUT2
CS
RFB
GND
C1
A1
A2
AGND
DATA
INPUTS
VOUT = –VREF TO +VREF
AD5424/
AD5433/
AD5445
R1 AND R2 ARE USED ONLY IF GAIN ADJUSTMENT IS REQUIRED.
ADJUST R1 FOR VOUT = 0V WITH CODE 10000000 LOADED TO DAC.
MATCHING AND TRACKING IS ESSENTIAL FOR RESISTOR PAIRS R3 AND R4.
C1 PHASE COMPENSATION (1pF TO 2pF) MAY BE REQUIRED IF A1/A2 IS
A HIGH SPEED AMPLIFIER.
NOTES:
1.
2.
3.
VREF
Figure 50. Bipolar Operation (4-Quadrant Multiplication)
BIPOLAR OPERATION
In some applications, it may be necessary to generate full
4-quadrant multiplying operation or a bipolar output swing.
This can be easily accomplished by using another external
amplifier and some external resistors, as shown in Figure 50.
In this circuit, the second amplifier, A2, provides a gain of 2.
Biasing the external amplifier with an offset from the reference
voltage, results in full 4-quadrant multiplying operation. The
transfer function of this circuit shows that both negative and
positive output voltages are created as the input data (D) is
incremented from code zero (VOUT = –VREF) to midscale
(VOUT = 0 V) to full scale (VOUT = +VREF).
(
)
REF
n
REF
OUT
V
D
V
×
=
1
2
/
where D is the fractional representation of the digital word
loaded to the DAC and n is the resolution of the DAC.
D = 0 to 255 (8-bit AD5424)
= 0 to 1023 (10-bit AD5433)
= 0 to 4095 (12-bit AD5445)
When VIN is an ac signal, the circuit performs 4-quadrant
multiplication.
Table 8 shows the relationship between digital code and the
expected output voltage for bipolar operation (AD5424,
8-bit device).
Table 8. Bipolar Code Table
Digital Input
Analog Output (V)
1111 1111
+VREF (127/128)
1000 0000
0
0000 0001
–VREF (127/128)
0000 0000
–VREF (128/128)
Stability
In the I-to-V configuration, the IOUT of the DAC and the inverting
node of the op amp must be connected as closely as possible and
proper PCB layout techniques must be employed. Since every code
change corresponds to a step function, gain peaking may occur
if the op amp has limited GBP and there is excessive parasitic
capacitance at the inverting node. This parasitic capacitance
introduces a pole into the open-loop response, which can cause
ringing or instability in closed-loop applications.
An optional compensation capacitor, C1, can be added in parallel
small a value of C1 can produce ringing at the output, while too
large a value can adversely affect the settling time. C1 should be
found empirically, but 1 pF to 2 pF is generally adequate for
compensation.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 0210490943 | CABLE JUMPER 1.25MM .030M 25POS |
| VI-B0K-EY | CONVERTER MOD DC/DC 40V 50W |
| VI-B4D-EY | CONVERTER MOD DC/DC 85V 50W |
| VI-B4B-EY | CONVERTER MOD DC/DC 95V 50W |
| VI-B44-EY | CONVERTER MOD DC/DC 48V 50W |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| EVAL-AD5425EB | 制造商:Analog Devices 功能描述:EVALUATION BOARD I.C. - Bulk |
| EVAL-AD5425EBZ | 功能描述:BOARD EVALUATION FOR AD5425 RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評估板 - 數(shù)模轉(zhuǎn)換器 (DAC) 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- DAC 的數(shù)量:4 位數(shù):12 采樣率（每秒）:- 數(shù)據(jù)接口:串行，SPI? 設(shè)置時間:3µs DAC 型:電流/電壓 工作溫度:-40°C ~ 85°C 已供物品:板 已用 IC / 零件:MAX5581 |
| EVAL-AD5426EB | 制造商:Analog Devices 功能描述:EVAL BD FOR AD5426, 0BIT HIGH BANDWIDTH MULTIPLYING DACS W/ - Bulk |
| EVAL-AD5428EBZ | 制造商:Analog Devices 功能描述:EVAL BD FOR 8-/10-/12-BIT, PARALLEL INPUT, DUAL-CH, CURRENT - Bulk |
| EVAL-AD5429EB | 制造商:Analog Devices 功能描述:EVALUATION BOARD I.C. - Bulk |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。