- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄1920 > EP9315-IB (Cirrus Logic Inc)IC ARM920T MCU 200MHZ 352-PBGA PDF資料下載
參數(shù)資料
| 型號： | EP9315-IB |
| 廠商： | Cirrus Logic Inc |
| 文件頁數(shù)： | 12/16頁 |
| 文件大小： | 0K |
| 描述： | IC ARM920T MCU 200MHZ 352-PBGA |
| 標(biāo)準(zhǔn)包裝： | 40 |
| 系列： | EP9 |
| 核心處理器： | ARM9 |
| 芯體尺寸： | 16/32-位 |
| 速度： | 200MHz |
| 連通性： | EBI/EMI，EIDE，以太網(wǎng)，I²C，IrDA，鍵盤/觸摸屏，PCMCIA，SPI，UART/USART，USB |
| 外圍設(shè)備： | AC'97，DMA，I²S，LCD，LED，MaverickKey，POR，PWM，WDT |
| 輸入/輸出數(shù)： | 16 |
| 程序存儲器類型： | ROMless |
| RAM 容量： | 32K x 8 |
| 電壓 - 電源 (Vcc/Vdd)： | 1.65 V ~ 3.6 V |
| 數(shù)據(jù)轉(zhuǎn)換器： | A/D 8x12b |
| 振蕩器型： | 外部 |
| 工作溫度： | -40°C ~ 85°C |
| 封裝/外殼： | 352-BGA |
| 包裝： | 托盤 |
| 配用： | 598-1144-ND - KIT DEVELOPMENT EP9315 ARM9 |
| 其它名稱： | 598-1262 |
ER638E2B
5
USB
Description 1
USB clock divider logic operates at a maximum rate of 288MHz under worst case conditions.
Workaround
When using USB, make sure the clock frequency supplied to the USB clock divider does not exceed
288MHz. The clock supplied to the USB clock divider is sourced by PLL2. The USB clock divider is
controlled by the USBDIV setting in the CLKSET2 register. For example, configure PLL2 to output 192MHz
and USBDIV to divide by four. Ensure that the new PLL2 setting does not adversely affect any other block
using PLL2 as its clock source.
NOTE: PLL2 is completely functional. This is only an issue with the USB clock divider logic.
ExtensionID Register
Description
The PartID field in register 0x8083_2714, ExtensionID, is not programmed.
Workaround
None, this register has been de-featured from the chip.
Reset
Description
The processor may boot into an invalid state upon initial power up of the device. When this condition occurs,
the processor will not complete its boot sequence and requires an additional power on reset (POR) to be
applied.
Workaround
Implement the recommended external reset circuit described in AN258, “EP93xx Power-up and Reset
Lockup Workaround,” which can be found at http://www.cirrus.com/en/pubs/appNote/AN258REV2.pdf.
Boot Configuration
Description
The processor may incorrectly latch the state of the CSn[7:6, 3:0] lines. The only problematic effect of this
condition is that the device may attempt to perform a 32-bit boot when it is actually configured for 16-bit boot
mode.
Workaround
Implement the recommendations described in AN273, item 7, “EP93xx Silicon Rev E Design Guidelines,”
which can be found at http://www.cirrus.com/en/pubs/appNote/AN273REV4.pdf.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| EPC1064LI20 | IC CONFIG DEVICE 65KBIT 20-PLCC |
| EPC16UC88AA | IC CONFIG DEVICE 16MBIT 88-UBGA |
| EPCS16SI16N | IC CONFIG DEVICE 16MBIT 16-SOIC |
| EPF10K10AQI208-3 | IC FLEX 10KA FPGA 10K 208-PQFP |
| EPF10K200EBC600-1 | IC FLEX 10KE FPGA 200K 600-BGA |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| EP9315-IBZ | 功能描述:微處理器 - MPU IC Universal Platfrm ARM9 SOC Prcessor RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數(shù)據(jù)總線寬度:32 bit 最大時鐘頻率:536 MHz 程序存儲器大小:32 KB 數(shù)據(jù) RAM 大小:128 KB 接口類型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-324 |
| EP9316 | 制造商:PCA 制造商全稱:PCA ELECTRONICS INC. 功能描述:14 Pin DIP 5 Tap Low-Profile TTL Compatible Active Delay Lines |
| EP9317 | 制造商:PCA 制造商全稱:PCA ELECTRONICS INC. 功能描述:14 Pin DIP 5 Tap Low-Profile TTL Compatible Active Delay Lines |
| EP9318 | 制造商:PCA 制造商全稱:PCA ELECTRONICS INC. 功能描述:14 Pin DIP 5 Tap Low-Profile TTL Compatible Active Delay Lines |
| EP9319 | 制造商:PCA 制造商全稱:PCA ELECTRONICS INC. 功能描述:14 Pin DIP 5 Tap Low-Profile TTL Compatible Active Delay Lines |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。