參數(shù)資料
型號: EP4CGX50CF23C8N
廠商: Altera
文件頁數(shù): 16/42頁
文件大?。?/td> 0K
描述: IC CYCLONE IV GX FPGA 50K 484FBG
產品培訓模塊: Cyclone IV FPGA Family Overview
特色產品: Cyclone? IV FPGAs
標準包裝: 60
系列: CYCLONE® IV GX
LAB/CLB數(shù): 3118
邏輯元件/單元數(shù): 49888
RAM 位總計: 2562048
輸入/輸出數(shù): 290
電源電壓: 1.16 V ~ 1.24 V
安裝類型: 表面貼裝
工作溫度: 0°C ~ 85°C
封裝/外殼: 484-BGA
供應商設備封裝: 484-FBGA(23x23)
Chapter 1: Cyclone IV Device Datasheet
1–23
Switching Characteristics
December 2013
Altera Corporation
Table 1–23 lists the Cyclone IV GX transceiver block AC specifications.
Core Performance Specifications
The following sections describe the clock tree specifications, PLLs, embedded
multiplier, memory block, and configuration specifications for Cyclone IV Devices.
Clock Tree Specifications
Table 1–24 lists the clock tree specifications for Cyclone IV devices.
Table 1–23. Transceiver Block AC Specification for Cyclone IV GX Devices (1), (2)
Symbol/
Description
Conditions
C6
C7, I7
C8
Unit
Min
Typ
Max
Min
Typ
Max
Min
Typ
Max
PCIe Transmit Jitter Generation (3)
Total jitter at 2.5 Gbps
(Gen1)
Compliance pattern
0.25
0.25
0.25
UI
PCIe Receiver Jitter Tolerance (3)
Total jitter at 2.5 Gbps
(Gen1)
Compliance pattern
> 0.6
UI
GIGE Transmit Jitter Generation (4)
Deterministic jitter
(peak-to-peak)
Pattern = CRPAT
0.14—
—0.14
0.14
UI
Total jitter (peak-to-peak)
Pattern = CRPAT
0.279
0.279
0.279
UI
GIGE Receiver Jitter Tolerance (4)
Deterministic jitter
tolerance (peak-to-peak)
Pattern = CJPAT
> 0.4
UI
Combined deterministic
and random jitter
tolerance (peak-to-peak)
Pattern = CJPAT
> 0.66
UI
Notes to Table 1–23:
(1) Dedicated refclk pins were used to drive the input reference clocks.
(2) The jitter numbers specified are valid for the stated conditions only.
(3) The jitter numbers for PIPE are compliant to the PCIe Base Specification 2.0.
(4) The jitter numbers for GIGE are compliant to the IEEE802.3-2002 Specification.
Table 1–24. Clock Tree Performance for Cyclone IV Devices (Part 1 of 2)
Device
Performance
Unit
C6
C7
C8
C8L (1)
C9L (1)
I7
I8L (1)
A7
EP4CE6
500
437.5
402
362
265
437.5
362
402
MHz
EP4CE10
500
437.5
402
362
265
437.5
362
402
MHz
EP4CE15
500
437.5
402
362
265
437.5
362
402
MHz
EP4CE22
500
437.5
402
362
265
437.5
362
402
MHz
EP4CE30
500
437.5
402
362
265
437.5
362
402
MHz
EP4CE40
500
437.5
402
362
265
437.5
362
402
MHz
相關PDF資料
PDF描述
EB43-S4R5060W CONN EDGEBOARD DUAL 100POS 3A
AMC30DRTI-S93 CONN EDGECARD 60POS DIP .100 SLD
863093C09MLF BACKSHELL DB9 90DEG MET PLASTIC
AMC30DREI-S93 CONN EDGECARD 60POS .100 EYELET
A42MX16-3PQG100I IC FPGA MX SGL CHIP 24K 100-PQFP
相關代理商/技術參數(shù)
參數(shù)描述
EP4CGX50CF23I7 功能描述:FPGA - 現(xiàn)場可編程門陣列 FPGA - Cyclone IV GX 3118 LABs 290 IOs RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-256
EP4CGX50CF23I7N 功能描述:FPGA - 現(xiàn)場可編程門陣列 FPGA - Cyclone IV GX 3118 LABs 290 IOs RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-256
EP4CGX50DF27C6 功能描述:FPGA - 現(xiàn)場可編程門陣列 FPGA - Cyclone IV GX 3118 LABs 310 IOs RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-256
EP4CGX50DF27C6N 功能描述:FPGA - 現(xiàn)場可編程門陣列 FPGA - Cyclone IV GX 3118 LABs 310 IOs RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-256
EP4CGX50DF27C7 功能描述:FPGA - 現(xiàn)場可編程門陣列 FPGA - Cyclone IV GX 3118 LABs 310 IOs RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-256