![](http://datasheet.mmic.net.cn/190000/EP20K60EBC356_datasheet_14902984/EP20K60EBC356_3.png)
Altera Corporation
3
Preliminary Information
APEX 20K Programmable Logic Device Family Data Sheet
Note:
(1)
s
Advanced interconnect structure
–
Four-level hierarchical FastTrack Interconnect structure
providing fast, predictable interconnect delays
–
Dedicated carry chain that implements arithmetic functions such
as fast adders, counters, and comparators (automatically used by
software tools and megafunctions)
–
Dedicated cascade chain that implements high-speed,
high-fan-in logic functions (automatically used by software tools
and megafunctions)
–
Interleaved local interconnect allows one LE to drive 29 other
LEs through the fast local interconnect
s
Advanced packaging options
–
Available in a variety of packages with 144 to 1,020 pins (see
–
FineLine BGATM packages maximize board space efficiency
–
SameFrameTM pin migration providing migration capability
across device densities and package sizes
s
Advanced software support
–
Software design support and automatic place-and-route
provided by the Altera QuartusTM development system for
Windows-based PCs, Sun SPARCstations, and HP 9000
Series 700/800 workstations
–
Altera MegaCoreTM functions and Altera Megafunction Partners
Program (AMPPSM) megafunctions
–
NativeLinkTM integration with popular synthesis, simulation,
and timing analysis tools
Table 2. APEX 20K Supply Voltages
Feature
EP20K100
EP20K200
EP20K400
EP20K60E
EP20K100E
EP20K160E
EP20K200E
EP20K300E
EP20K400E
EP20K600E
EP20K1000E
EP20K1500E
Internal supply voltage (VCCINT)
2.5 V
1.8 V
MultiVolt I/O interface voltage
levels (VCCIO)
2.5 V, 3.3 V
1.8 V, 2.5 V, 3.3 V