參數(shù)資料
型號: EP20K60EFC484-2
廠商: ALTERA CORP
元件分類: PLD
英文描述: LOADABLE PLD, PBGA484
封裝: 23 X 23 MM, 1 MM PITCH, FINE LINE, BGA-484
文件頁數(shù): 30/114頁
文件大小: 4116K
代理商: EP20K60EFC484-2
IGLOO nano DC and Switching Characteristics
2- 8
A d vance v0.2
Table 2-10 Quiescent Supply Current (IDD) Characteristics, IGLOO nano Shutdown Mode (VCC, VCCI = 0 V)*
Core Voltage
AGLN010
AGLN015
AGLN020
AGLN060
AGLN125
AGLN250
Units
Typical
(25°C)
1.2 V / 1.5 V
0
A
* IDD includes VCC, VPUMP, VCCI, and VCCPLL currents.
Table 2-11 Quiescent Supply Current (IDD), No IGLOO nano Flash*Freeze Mode
1
Core
Voltage
AGLN010 AGLN015 AGLN020 AGLN060 AGLN125 AGLN250 Units
ICCA Current
2
Typical (25°C)
1.2 V
3.7
5
10
13
18
A
1.5 V
8
14
20
28
44
A
ICCI or IJTAG Current
3
VCCI / VJTAG = 1.2 V (per bank)
Typical (25°C)
1.2 V
1.7
A
VCCI / VJTAG = 1.5 V (per bank)
Typical (25°C)
1.2 V / 1.5 V
1.8
A
VCCI / VJTAG = 1.8 V (per bank)
Typical (25°C)
1.2 V / 1.5 V
1.9
A
VCCI / VJTAG = 2.5 V (per bank)
Typical (25°C)
1.2 V / 1.5 V
2.2
A
VCCI / VJTAG = 3.3 V (per bank)
Typical (25°C)
1.2 V / 1.5 V
2.5
A
Notes:
1. To calculate total device IDD, multiply the number of banks used by ICCI and add ICCA contribution.
2. Includes VCC, VCCPLL, and VPUMP currents.
3. Per VCCI or VJTAG bank
相關(guān)PDF資料
PDF描述
EP20K60EFC484-3 LOADABLE PLD, PBGA484
EP20K60EFC484 LOADABLE PLD, PBGA484
EP20K60EFC672-1 LOADABLE PLD, PBGA672
EP20K60EFC672-2 LOADABLE PLD, PBGA672
EP20K60EFC672-3 LOADABLE PLD, PBGA672
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
EP20K60EFI144-1ES 制造商:未知廠家 制造商全稱:未知廠家 功能描述:FPGA
EP20K60EFI144-2ES 制造商:未知廠家 制造商全稱:未知廠家 功能描述:FPGA
EP20K60EFI144-3ES 制造商:未知廠家 制造商全稱:未知廠家 功能描述:FPGA
EP20K60EFI324-1ES 制造商:未知廠家 制造商全稱:未知廠家 功能描述:FPGA
EP20K60EFI324-2ES 制造商:未知廠家 制造商全稱:未知廠家 功能描述:FPGA