參數(shù)資料
型號: EP20K600CF1020I7ES
元件分類: CPU監(jiān)測
英文描述: RTC Module With CPU Supervisor
中文描述: 時鐘模塊CPU監(jiān)控
文件頁數(shù): 61/114頁
文件大?。?/td> 1623K
代理商: EP20K600CF1020I7ES
50
Altera Corporation
APEX 20K Programmable Logic Device Family Data Sheet
Figure 30. Specifications for the Incoming & Generated Clocks
The tI parameter refers to the nominal input clock period; the tO parameter refers to the
nominal output clock period.
Table 15 summarizes the APEX 20K ClockLock and ClockBoost
parameters for -1 speed-grade devices.
Table 15. APEX 20K ClockLock & ClockBoost Parameters for -1 Speed-Grade
Devices (Part 1 of 2)
Symbol
Parameter
Min
Max
Unit
fOUT
Output frequency
25
180
MHz
fCLK1 (1)
Input clock frequency (ClockBoost
clock multiplication factor equals 1)
25
180
MHz
fCLK2
Input clock frequency (ClockBoost
clock multiplication factor equals 2)
16
90
MHz
fCLK4
Input clock frequency (ClockBoost
clock multiplication factor equals 4)
10
48
MHz
tOUTDUTY
Duty cycle for
ClockLock/ClockBoost-generated
clock
40
60
%
fCLKDEV
Input deviation from user
specification in the Quartus II
software (ClockBoost clock
multiplication factor equals 1) (2)
25,000
PPM
tR
Input rise time
5
ns
tF
Input fall time
5
ns
Input
Clock
ClockLock
Generated
Clock
f CLK1 f CLK2
f CLK4
t INDUTY
t I + t CLKDEV
t R
t F
t O
t I + t INCLKSTB
t O
tO
t JITTER
tO + t JITTER
t OUTDUTY
,,
相關(guān)PDF資料
PDF描述
EP20K600EBI652-2ES RTC Module With CPU Supervisor
EP20K600EBI652-3ES RTC Module With CPU Supervisor
EP20K600EFC1020-1 RTC Module With CPU Supervisor
EP20K600EFC1020-1ES FPGA
EP20K600EFC1020-1X FPGA
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
EP20K600CF1020I8ES 制造商:未知廠家 制造商全稱:未知廠家 功能描述:ASIC
EP20K600CF1020I9ES 制造商:未知廠家 制造商全稱:未知廠家 功能描述:ASIC
EP20K600CF33C7 制造商:Rochester Electronics LLC 功能描述: 制造商:Altera Corporation 功能描述:
EP20K600CF33C8 制造商:Rochester Electronics LLC 功能描述: 制造商:Altera Corporation 功能描述:
EP20K600CF33C9 制造商:未知廠家 制造商全稱:未知廠家 功能描述:FPGA