參數(shù)資料
型號(hào): EP20K400GI655-3
元件分類: CPU監(jiān)測(cè)
英文描述: RTC Module With CPU Supervisor
中文描述: 時(shí)鐘模塊CPU監(jiān)控
文件頁數(shù): 73/114頁
文件大?。?/td> 1623K
代理商: EP20K400GI655-3
Altera Corporation
61
APEX 20K Programmable Logic Device Family Data Sheet
VOL
3.3-V low-level LVTTL output
voltage
IOL = 12 mA DC,
VCCIO =3.00 V (10)
0.4
V
3.3-V low-level LVCMOS output
voltage
IOL = 0.1 mA DC,
VCCIO =3.00 V (10)
0.2
V
3.3-V low-level PCI output voltage IOL = 1.5 mA DC,
VCCIO = 3.00 to 3.60 V
0.1
× V
CCIO
V
2.5-V low-level output voltage
IOL = 0.1 mA DC,
VCCIO =2.30 V (10)
0.2
V
IOL = 1 mA DC,
VCCIO =2.30 V (10)
0.4
V
IOL = 2 mA DC,
VCCIO =2.30 V (10)
0.7
V
II
Input pin leakage current
VI = 4.1 to –0.5 V (11)
–10
10
A
IOZ
Tri-stated I/O pin leakage current
V O = 4.1 to –0.5 V (11)
–10
10
A
ICC0
VCC supply current (standby)
(All ESBs in power-down mode)
VI = ground, no load, no
toggling inputs, -1 speed
grade
10
mA
VI = ground, no load, no
toggling inputs,
-2, -3 speed grades
5mA
RCONF
Value of I/O pin pull-up resistor
before and during configuration
VCCIO = 3.0 V (12)
20
50
k
VCCIO = 2.375 V (12)
30
80
k
Table 26. APEX 20K Device Capacitance
Symbol
Parameter
Conditions
Min
Max
Unit
CIN
Input capacitance
VIN = 0 V, f = 1.0 MHz
8
pF
CINCLK
Input capacitance on dedicated
clock pin
VIN = 0 V, f = 1.0 MHz
12
pF
COUT
Output capacitance
VOUT = 0 V, f = 1.0 MHz
8
pF
Table 25. APEX 20K Device DC Operating Conditions (Part 2 of 2)
Notes (6), (7)
Symbol
Parameter
Conditions
Min
Typ
Max
Unit
相關(guān)PDF資料
PDF描述
EP20K400GI655-3ES RTC Module With CPU Supervisor
EP20K600CB652I7ES RTC Module With CPU Supervisor
EP20K600CB652I8ES RTC Module With CPU Supervisor
EP20K600CB652I9ES RTC Module With CPU Supervisor
EP20K600CF1020I7ES RTC Module With CPU Supervisor
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
EP20K400GI655-3ES 制造商:未知廠家 制造商全稱:未知廠家 功能描述:FPGA
EP20K600C 制造商:ALTERA 制造商全稱:Altera Corporation 功能描述:Programmable Logic
EP20K600CB652C7 功能描述:FPGA - 現(xiàn)場(chǎng)可編程門陣列 CPLD - APEX 20K 2432 Macros 488 IO RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內(nèi)嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-256
EP20K600CB652C9 功能描述:FPGA - 現(xiàn)場(chǎng)可編程門陣列 CPLD - APEX 20K 2432 Macro 488 IOs RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內(nèi)嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-256
EP20K600CB652I7ES 制造商:未知廠家 制造商全稱:未知廠家 功能描述:ASIC