參數(shù)資料
型號: EP20K400FC672-3
英文描述: Field Programmable Gate Array (FPGA)
中文描述: 現(xiàn)場可編程門陣列(FPGA)
文件頁數(shù): 1/114頁
文件大?。?/td> 1623K
代理商: EP20K400FC672-3
Altera Corporation
1
APEX 20K
Programmable Logic
Device Family
May 2001, ver. 3.7
Data Sheet
A-DS-APEX20K-03.7
Features...
s
Industry’s first programmable logic device (PLD) incorporating
system-on-a-programmable-chip (SOPC) integration
–MultiCoreTM architecture integrating look-up table (LUT) logic,
product-term logic, and embedded memory
LUT logic used for register-intensive functions
Embedded system block (ESB) used to implement memory
functions, including first-in first-out (FIFO) buffers, dual-port
RAM, and content-addressable memory (CAM)
ESB implementation of product-term logic used for
combinatorial-intensive functions
s
High density
30,000 to 1.5 million typical gates (see Tables 1 and 2)
Up to 51,840 logic elements (LEs)
Up to 442,368 RAM bits that can be used without reducing
available logic
Up to 3,456 product-term-based macrocells
Table 1. APEX 20K Device Features
Feature
EP20K30E
EP20K60E
EP20K100
EP20K100E
EP20K160E
EP20K200
EP20K200E
Maximum
system
gates
113,000
162,000
263,000
404,000
526,000
Typical
gates
30,000
60,000
100,000
160,000
200,000
LEs
1,200
2,560
4,160
6,400
8,320
ESBs
12
16
26
40
52
Maximum
RAM bits
24,576
32,768
53,248
81,920
106,496
Maximum
macrocells
192
256
416
640
832
Maximum
user I/O
pins
128
196
252
246
316
382
376
相關(guān)PDF資料
PDF描述
EP20K400FC672-3ES FPGA
EP20K400FI672-1 Field Programmable Gate Array (FPGA)
EP20K400FI672-1ES FPGA
EP20K400FI672-2 Field Programmable Gate Array (FPGA)
EP20K100QC240-3ES Boost + VON Slice + VCOM; Temperature Range: -40°C to 85°C; Package: 24-QFN T&R
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
EP20K400FC672-3ES 制造商:未知廠家 制造商全稱:未知廠家 功能描述:FPGA
EP20K400FC672-3V 制造商:Rochester Electronics LLC 功能描述:- Bulk
EP20K400FI672-1 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Field Programmable Gate Array (FPGA)
EP20K400FI672-1ES 制造商:未知廠家 制造商全稱:未知廠家 功能描述:FPGA
EP20K400FI672-2 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Field Programmable Gate Array (FPGA)