參數(shù)資料
型號: EP20K200EQI208-1ES
英文描述: FPGA
中文描述: FPGA的
文件頁數(shù): 18/114頁
文件大?。?/td> 1623K
代理商: EP20K200EQI208-1ES
Copyright
2001 Altera Corporation. All rights reserved. AMMP, Altera, APEX, APEX 20K, APEX 20KE,
ByteBlaster, ClockBoost, ClockLock, ClockShift, EP20K30E, EP20K60E, EP20K100, EP20K100E, EP20K160E,
EP20K200, EP20K200E, EP20K300, EP20K400, EP20K400E, EP20K600E, EP20K1000E, EP20K1500E, FastTrack,
FineLine BGA, MasterBlaster, MegaCore, MegaLAB, MultiCore, MultiVolt, NativeLink, Quartus, Quartus II,
SignalTap and Turbo Bit are trademarks and/or service marks of Altera Corporation in the United States and
other countries. Altera acknowledges the trademarks of other organizations for their respective products or
services mentioned in this document. Altera products are protected under numerous U.S. and foreign patents
and pending applications, maskwork rights, and copyrights. Altera warrants performance
of its semiconductor products to current specifications in accordance with Altera’s
standard warranty, but reserves the right to make changes to any products and services at
any time without notice. Altera assumes no responsibility or liability arising out of the
application or use of any information, product, or service described herein except as
expressly agreed to in writing by Altera Corporation. Altera customers are advised to
obtain the latest version of device specifications before relying on any published
information and before placing orders for products or services.
101 Innovation Drive
San Jose, CA 95134
(408) 544-7000
http://www.altera.com
Applications Hotline:
(800) 800-EPLD
Customer Marketing:
(408) 544-7104
Literature Services:
lit_req@altera.com
APEX 20K Programmable Logic Device Family Data Sheet
114
Altera Corporation
Printed on Recycled Paper.
s
s
Added Tables 53 through 112.
s
Updated Tables 114 and 115.
s
Updated Timing Model section.
s
s
Updated Figure 40.
s
s
s
Updated Table 8.
s
s
Included minor text changes.
Version 3.6 Changes
s
Added a note to Tables 67 and 68.
s
Updated Figures 27 and 28.
s
Updated Table 9.
s
Included minor text changes.
Version 3.5 Changes
All preliminary information headings were removed from version 3.5.
Version 3.4 Changes
s
s
Updated Figures 8, 25, 26, and 29
s
Added Note (1) to Tables 19 and 20
s
Added Note (11) to Tables 25, 29, and 33
相關(guān)PDF資料
PDF描述
EP20K200EQI208-1X FPGA
EP20K200EQI208-2 FPGA
EP20K200EQI208-2ES FPGA
EP20K200EQI208-2X 64K, 8K x 8 Bit; 5 Volt, Byte Alterable EEPROM; Temperature Range: -55°C to 125°C; Package: 28-PGA
EP20K200EQI208-3 64K, 8K x 8 Bit; 5 Volt, Byte Alterable EEPROM; Temperature Range: -55°C to 125°C; Package: 28-PGA
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
EP20K200EQI208-1X 制造商:未知廠家 制造商全稱:未知廠家 功能描述:FPGA
EP20K200EQI208-2 制造商:未知廠家 制造商全稱:未知廠家 功能描述:FPGA
EP20K200EQI208-2ES 制造商:未知廠家 制造商全稱:未知廠家 功能描述:FPGA
EP20K200EQI208-2X 制造商:未知廠家 制造商全稱:未知廠家 功能描述:FPGA
EP20K200EQI208-3 制造商:未知廠家 制造商全稱:未知廠家 功能描述:FPGA