• <menuitem id="bx0lf"><label id="bx0lf"></label></menuitem>
    參數(shù)資料
    型號: EP20K200EFC484-2ES
    英文描述: FPGA
    中文描述: FPGA的
    文件頁數(shù): 77/114頁
    文件大?。?/td> 1623K
    代理商: EP20K200EFC484-2ES
    Altera Corporation
    65
    APEX 20K Programmable Logic Device Family Data Sheet
    Notes to tables:
    (1)
    See the Operating Requirements for Altera Devices Data Sheet.
    (2)
    Minimum DC input is –0.5 V. During transitions, the inputs may undershoot to –2.0 V or overshoot to 5.75 V for
    input currents less than 100 mA and periods shorter than 20 ns.
    (3)
    Numbers in parentheses are for industrial-temperature-range devices.
    (4)
    Maximum VCC rise time is 100 ms, and VCC must rise monotonically.
    (5)
    All pins, including dedicated inputs, clock I/O, and JTAG pins, may be driven before VCCINT and VCCIO are
    powered.
    (6)
    Typical values are for TA= 25° C, VCCINT = 2.5 V, and VCCIO = 2.5 or 3.3 V.
    (7)
    These values are specified in the APEX 20K device recommended operating conditions, shown in Table 26 on
    page 62.
    (8)
    The APEX 20K input buffers are compatible with 2.5-V and 3.3-V (LVTTL and LVCMOS) signals. Additionally, the
    input buffers are 3.3-V PCI compliant when VCCIO and VCCINT meet the relationship shown in Figure 33 on page 68.
    (9)
    The IOH parameter refers to high-level TTL, PCI or CMOS output current.
    (10) The IOL parameter refers to low-level TTL, PCI, or CMOS output current. This parameter applies to open-drain pins
    as well as output pins.
    (11) This value is specified for normal device operation. The value may vary during power-up.
    (12) Pin pull-up resistance values will be lower if an external source drives the pin higher than VCCIO.
    (13) Capacitance is sample-tested only.
    Tables 31 through 34 provide information on absolute maximum ratings,
    recommended operating conditions, DC operating conditions, and
    capacitance for 1.8-V APEX 20KE devices.
    Table 31. APEX 20KE Device Absolute Maximum Ratings
    Symbol
    Parameter
    Conditions
    Min
    Max
    Unit
    VCCINT
    Supply voltage
    With respect to ground (2)
    –0.5
    2.5
    V
    VCCIO
    –0.5
    4.6
    V
    VI
    DC input voltage
    –0.5
    4.6
    V
    IOUT
    DC output current, per pin
    –25
    25
    mA
    T STG
    Storage temperature
    No bias
    –65
    150
    ° C
    T AMB
    Ambient temperature
    Under bias
    –65
    135
    ° C
    T J
    Junction temperature
    PQFP, RQFP, TQFP, and BGA packages,
    under bias
    135
    ° C
    Ceramic PGA packages, under bias
    150
    ° C
    相關(guān)PDF資料
    PDF描述
    EP20K200EFC484-3ES FPGA
    EP20K200EFC672-1ES 256K, 32K x 8 Bit; 5 Volt, Byte Alterable EEPROM; Temperature Range: -55&deg;C to 125&deg;C; Package: 28-SOIC
    EP20K200EFC672-2ES FPGA
    EP20K200EFC672-3ES FPGA
    EP20K200EFI484-1ES FPGA
    相關(guān)代理商/技術(shù)參數(shù)
    參數(shù)描述
    EP20K200EFC484-2N 功能描述:FPGA - 現(xiàn)場可編程門陣列 CPLD - APEX 20K 832 Macro 376 IOs RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內(nèi)嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-256
    EP20K200EFC484-2X 功能描述:FPGA - 現(xiàn)場可編程門陣列 CPLD - APEX 20K 832 Macro 376 IOs RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內(nèi)嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-256
    EP20K200EFC484-2XN 功能描述:FPGA - 現(xiàn)場可編程門陣列 CPLD - APEX 20K 832 Macro 376 IOs RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內(nèi)嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-256
    EP20K200EFC484-3 功能描述:FPGA - 現(xiàn)場可編程門陣列 CPLD - APEX 20K 832 Macro 376 IOs RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內(nèi)嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-256
    EP20K200EFC484-3ES 制造商:未知廠家 制造商全稱:未知廠家 功能描述:FPGA