參數(shù)資料
型號: EP20K200CP240C8
英文描述: ASIC
中文描述: 專用集成電路
文件頁數(shù): 37/114頁
文件大?。?/td> 1623K
代理商: EP20K200CP240C8
Altera Corporation
29
APEX 20K Programmable Logic Device Family Data Sheet
Figure 16. APEX 20K Parallel Expanders
Embedded
System Block
The ESB can implement various types of memory blocks, including
dual-port RAM, ROM, FIFO, and CAM blocks. The ESB includes input
and output registers; the input registers synchronize writes, and the
output registers can pipeline designs to improve system performance. The
ESB offers a dual-port mode, which supports simultaneous reads and
writes at two different clock frequencies. Figure 17 shows the ESB block
diagram.
Figure 17. ESB Block Diagram
32 Signals from
Local Interconnect
To Next
Macrocell
From
Previous
Macrocell
Product-
Term
Select
Matrix
Product-
Term
Select
Matrix
Macrocell
Product-
Term Logic
Macrocell
Product-
Term Logic
Parallel Expander
Switch
Parallel Expander
Switch
wraddress[]
data[]
wren
inclock
inclocken
inaclr
rdaddress[]
q[]
rden
outclock
outclocken
outaclr
相關PDF資料
PDF描述
EP20K200CP240C8ES ASIC
EP20K200CP240C9 ASIC
EP20K200CP240C9ES 256K, 32K x 8 Bit; 5 Volt, Byte Alterable EEPROM; Temperature Range: 0&degC to 70°C; Package: 32-PLCC
EP20K200EFI484-2ES 64K, 8K x 8 Bit; 5 Volt, Byte Alterable EEPROM; Temperature Range: -55°C to 125°C; Package: 32-LCC
EP20K200EFI484-3ES FPGA
相關代理商/技術參數(shù)
參數(shù)描述
EP20K200CP240C8ES 制造商:未知廠家 制造商全稱:未知廠家 功能描述:ASIC
EP20K200CP240C9 制造商:未知廠家 制造商全稱:未知廠家 功能描述:ASIC
EP20K200CP240C9ES 制造商:未知廠家 制造商全稱:未知廠家 功能描述:ASIC
EP20K200CP240I7 制造商:未知廠家 制造商全稱:未知廠家 功能描述:ASIC
EP20K200CP240I7ES 制造商:未知廠家 制造商全稱:未知廠家 功能描述:ASIC