參數(shù)資料
型號: EP20K1500EFI1020-2
英文描述: 5V, Byte Alterable E2PROM; Temperature Range: -40°C to 85°C; Package: 32-CerDIP
中文描述: FPGA的
文件頁數(shù): 52/114頁
文件大小: 1623K
代理商: EP20K1500EFI1020-2
42
Altera Corporation
APEX 20K Programmable Logic Device Family Data Sheet
Each IOE drives a row, column, MegaLAB, or local interconnect when
used as an input or bidirectional pin. A row IOE can drive a local,
MegaLAB, row, and column interconnect; a column IOE can drive the
column interconnect. Figure 27 shows how a row IOE connects to the
interconnect.
Figure 27. Row IOE Connection to the Interconnect
Row Interconnect
MegaLAB Interconnect
Any LE can drive a
pin through the row,
column, and MegaLAB
interconnect.
An LE can drive a pin through the
local interconnect for faster
clock-to-output times.
IOE
Each IOE can drive local,
MegaLAB, row, and column
interconnect. Each IOE data
and OE signal is driven by
the local interconnect.
LAB
相關PDF資料
PDF描述
EP20K1500EFI1020-2ES 5V, Byte Alterable E2PROM; Temperature Range: -40°C to 85°C; Package: 32-CerDIP
EP20K1500EFI1020-2X 5V, Byte Alterable E2PROM; Temperature Range: -55°C to 125°C; Package: 32-CerDIP
EP20K1500EFI1020-3 FPGA
EP20K1500EFI1020-3ES 5V, Byte Alterable E2PROM; Temperature Range: -55°C to 125°C; Package: 32-CerDIP
EP20K160EBC356-1ES 5V, Byte Alterable E2PROM; Temperature Range: -55°C to 125°C; Package: 32-CerDIP
相關代理商/技術參數(shù)
參數(shù)描述
EP20K1500EFI1020-2ES 制造商:未知廠家 制造商全稱:未知廠家 功能描述:FPGA
EP20K1500EFI1020-2X 制造商:未知廠家 制造商全稱:未知廠家 功能描述:FPGA
EP20K1500EFI1020-3 制造商:未知廠家 制造商全稱:未知廠家 功能描述:FPGA
EP20K1500EFI1020-3ES 制造商:未知廠家 制造商全稱:未知廠家 功能描述:FPGA
EP20K160E 制造商:ALTERA 制造商全稱:Altera Corporation 功能描述:1. Enhanced Configuration Devices (EPC4, EPC8, and EPC16) Data Sheet