參數(shù)資料
型號: EP20K1500EFC1020-2X
英文描述: Advanced Synchronous Rectified Buck MOSFET Drivers with Protection Features; Temperature Range: See Datasheet; Package: 10-DFN T&R
中文描述: FPGA的
文件頁數(shù): 69/114頁
文件大?。?/td> 1623K
代理商: EP20K1500EFC1020-2X
58
Altera Corporation
APEX 20K Programmable Logic Device Family Data Sheet
Table 22 shows the JTAG timing parameters and values for APEX 20K
devices.
f For more information, see the following documents:
Generic Testing
Each APEX 20K device is functionally tested. Complete testing of each
configurable static random access memory (SRAM) bit and all logic
functionality ensures 100% yield. AC test measurements for APEX 20K
devices are made under conditions equivalent to those shown in
Figure 32. Multiple test patterns can be used to configure devices during
all stages of the production flow.
Table 22. APEX 20K JTAG Timing Parameters & Values
Symbol
Parameter
Min
Max
Unit
tJCP
TCK
clock period
100
ns
tJCH
TCK
clock high time
50
ns
tJCL
TCK
clock low time
50
ns
tJPSU
JTAG port setup time
20
ns
tJPH
JTAG port hold time
45
ns
tJPCO
JTAG port clock to output
25
ns
tJPZX
JTAG port high impedance to valid output
25
ns
tJPXZ
JTAG port valid output to high impedance
25
ns
tJSSU
Capture register setup time
20
ns
tJSH
Capture register hold time
45
ns
tJSCO
Update register clock to output
35
ns
tJSZX
Update register high impedance to valid output
35
ns
tJSXZ
Update register valid output to high impedance
35
ns
相關PDF資料
PDF描述
EP20K1500EFC1020-3 FPGA
EP20K1500EFC1020-3ES FPGA
EP20K1500EFI1020-1 FPGA
EP20K160EFC484-1ES FPGA
EP20K160EFC484-2ES FPGA
相關代理商/技術(shù)參數(shù)
參數(shù)描述
EP20K1500EFC1020-3 制造商:未知廠家 制造商全稱:未知廠家 功能描述:FPGA
EP20K1500EFC1020-3ES 制造商:未知廠家 制造商全稱:未知廠家 功能描述:FPGA
EP20K1500EFC33-1 功能描述:FPGA - 現(xiàn)場可編程門陣列 CPLD - APEX 20K 3456 Macros 1.8 V RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內(nèi)嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-256
EP20K1500EFC33-1X 功能描述:FPGA - 現(xiàn)場可編程門陣列 CPLD - APEX 20K 3456 Macros 1.8 V RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內(nèi)嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-256
EP20K1500EFC33-2 功能描述:FPGA - 現(xiàn)場可編程門陣列 CPLD - APEX 20K 3456 Macros 1.8 V RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內(nèi)嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-256