
4–96
Altera Corporation
Stratix Device Handbook, Volume 1
January 2006
PLL Specifications
tSCANCLK
scanclk
22
MHz
tDLOCK
Time required to lock dynamically
(after switchover or reconfiguring any
non-post-scale counters/delays)
(7)100
μs
tLOCK
Time required to lock from end of
device configuration
(11)10
400
μs
fVCO
PLL internal VCO operating range
300
MHz
tLSKEW
Clock skew between two external
clock outputs driven by the same
counter
±50
ps
tSKEW
Clock skew between two external
clock outputs driven by the different
counters with the same settings
±75
ps
fSS
Spread spectrum modulation
frequency
30
150
kHz
% spread
Percentage spread for spread
0.4
0.5
0.6
%
tARESET
Minimum pulse width on areset
signal
10
ns
Table 4–129. Enhanced PLL Specifications for -7 Speed Grade (Part 1 of 2)
Symbol
Parameter
Min
Typ
Max
Unit
fIN
Input clock frequency
3
565
MHz
fINPFD
Input frequency to PFD
3
420
MHz
fINDUTY
Input clock duty cycle
40
60
%
fEINDUTY
External feedback clock input duty
cycle
40
60
%
tINJITTER
Input clock period jitter
ps
tEINJITTER
External feedback clock period jitter
ps
tFCOMP
External feedback clock
6ns
fOUT
Output frequency for internal global
or regional clock
0.3
420
MHz
fOUT_EXT
Output frequency for external clock
0.3
434
MHz
Table 4–128. Enhanced PLL Specifications for -6 Speed Grades
(Part 2 of 2)
Symbol
Parameter
Min
Typ
Max
Unit