
Section III–2
Altera Corporation
I/O Standards
Stratix Device Handbook, Volume 2
September 2004,
v3.1
added Note 1.
● Deleted Figure named “1.5-V Differential HSTL Class II
Termination.”
● Changed HyperTransport device speed from 800 MHz to
V HSTL Class I, 1.8-V HSTL Class I, 1.5-V HSTL Class II,
and 1.8-V HSTL Class II.
● Added description of which clock pins support differential
● Updated description of flip-chip packages on page 4–31. ● Updated milliamps for non-thermally enhanced cavity up
and non-thermally enhanced FineLine BGA packages on
● Updated equation for FineLine BGA package on
● Updated milliamps in non-thermally enhanced cavity up and
non-thermally enhanced FineLine BGA packages
April 2004, v3.0
November 2003,
v2.2
● Removed support for series and parallel on-chip
termination.
October 2003,
v2.1
July 2003, v2.0
● Renamed impedance matching to series termination
throughout Chapter.
● Removed wide range specs for LVTTL and LVCMOS
standards pages 4-3 to 4-5.
● Relaxed restriction of input pins next to differential pins for
flipchip packages (pages 4-20, 4-35, and 4-36).
● Added Drive Strength section on page 4-26.
● Removed text “for 10 ns or less” from AC Hot socketing
specification on page 4-27.
● Added Series Termination column to Table 4-9.
Chapter
Date/Version
Changes Made
Comments