<thead id="py3lt"><xmp id="py3lt"><code id="py3lt"></code></xmp></thead>
  • <big id="py3lt"><dfn id="py3lt"><tt id="py3lt"></tt></dfn></big>
    參數資料
    型號: EP1K50FI256-2
    廠商: Altera
    文件頁數: 29/86頁
    文件大?。?/td> 0K
    描述: IC ACEX 1K FPGA 50K 256-FBGA
    產品培訓模塊: Three Reasons to Use FPGA's in Industrial Designs
    標準包裝: 90
    系列: ACEX-1K®
    LAB/CLB數: 360
    邏輯元件/單元數: 2880
    RAM 位總計: 40960
    輸入/輸出數: 186
    門數: 199000
    電源電壓: 2.375 V ~ 2.625 V
    安裝類型: 表面貼裝
    工作溫度: -40°C ~ 85°C
    封裝/外殼: 256-BGA
    供應商設備封裝: 256-FBGA(17x17)
    其它名稱: 544-1033
    Altera Corporation
    35
    ACEX 1K Programmable Logic Device Family Data Sheet
    D
    e
    ve
    lo
    pm
    e
    n
    t
    13
    To
    o
    ls
    SameFrame
    Pin-Outs
    ACEX 1K devices support the SameFrame pin-out feature for
    FineLine BGA packages. The SameFrame pin-out feature is the
    arrangement of balls on FineLine BGA packages such that the lower-ball-
    count packages form a subset of the higher-ball-count packages.
    SameFrame pin-outs provide the flexibility to migrate not only from
    device to device within the same package, but also from one package to
    another. A given printed circuit board (PCB) layout can support multiple
    device density/package combinations. For example, a single board layout
    can support a range of devices from an EP1K10 device in a 256-pin
    FineLine BGA package to an EP1K100 device in a 484-pin FineLine BGA
    package.
    The Altera software provides support to design PCBs with SameFrame
    pin-out devices. Devices can be defined for present and future use. The
    Altera software generates pin-outs describing how to lay out a board that
    takes advantage of this migration. Figure 18 shows an example of
    SameFrame pin-out.
    Figure 18. SameFrame Pin-Out Example
    Table 10 shows the ACEX 1K device/package combinations that support
    SameFrame pin-outs for ACEX 1K devices. All FineLine BGA packages
    support SameFrame pin-outs, providing the flexibility to migrate not only
    from device to device within the same package, but also from one package
    to another. The I/O count will vary from device to device.
    Designed for 484-Pin FineLine BGA Package
    Printed Circuit Board
    256-Pin FineLine BGA Package
    (Reduced I/O Count or
    Logic Requirements)
    484-Pin FineLine BGA Package
    (Increased I/O Count or
    Logic Requirements)
    256-Pin
    FineLine
    BGA
    484-Pin
    FineLine
    BGA
    相關PDF資料
    PDF描述
    EP1K50FC256-1N IC ACEX 1K FPGA 50K 256-FBGA
    A54SX32A-FFGG144 IC FPGA SX 48K GATES 144-FBGA
    A54SX32A-FFG144 IC FPGA SX 48K GATES 144-FBGA
    ABC50DREN-S13 CONN EDGECARD 100PS .100 EYELET
    A54SX16A-1FG144 IC FPGA SX 24K GATES 144-FBGA
    相關代理商/技術參數
    參數描述
    EP1K50FI256-2DX 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Field Programmable Gate Array (FPGA)
    EP1K50FI256-2N 功能描述:FPGA - 現場可編程門陣列 FPGA - ACEX 1K 360 LABs 186 IOs RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數量: 邏輯塊數量:943 內嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-256
    EP1K50FI256-2P 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Field Programmable Gate Array (FPGA)
    EP1K50FI256-2X 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Field Programmable Gate Array (FPGA)
    EP1K50FI256-3F 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Field Programmable Gate Array (FPGA)