Notes to tables: (1) All timing paramet" />
參數(shù)資料
型號(hào): EP1K50FC484-1N
廠商: Altera
文件頁(yè)數(shù): 73/86頁(yè)
文件大小: 0K
描述: IC ACEX 1K FPGA 50K 484-FBGA
產(chǎn)品培訓(xùn)模塊: Three Reasons to Use FPGA's in Industrial Designs
標(biāo)準(zhǔn)包裝: 60
系列: ACEX-1K®
LAB/CLB數(shù): 360
邏輯元件/單元數(shù): 2880
RAM 位總計(jì): 40960
輸入/輸出數(shù): 249
門數(shù): 199000
電源電壓: 2.375 V ~ 2.625 V
安裝類型: 表面貼裝
工作溫度: 0°C ~ 70°C
封裝/外殼: 484-BGA
供應(yīng)商設(shè)備封裝: 484-FBGA(23x23)
Altera Corporation
75
ACEX 1K Programmable Logic Device Family Data Sheet
D
e
ve
lo
pm
e
n
t
13
To
o
ls
Notes to tables:
(1)
All timing parameters are described in Tables 22 through 29.
(2)
This parameter is measured without use of the ClockLock or ClockBoost circuits.
(3)
This parameter is measured with use of the ClockLock or ClockBoost circuits
Table 50. EP1K50 External Bidirectional Timing Parameters
Symbol
Speed Grade
Unit
-1
-2
-3
Min
Max
Min
Max
Min
Max
tINSUBIDIR (2)
2.7
3.2
4.3
ns
tINHBIDIR (2)
0.0
ns
tINSUBIDIR (3)
3.7
4.2
ns
tINHBIDIR (3)
0.0
ns
tOUTCOBIDIR (2)
2.0
4.5
2.0
5.2
2.0
7.3
ns
tXZBIDIR (2)
6.8
7.8
10.1
ns
tZXBIDIR (2)
6.8
7.8
10.1
ns
tOUTCOBIDIR (3)
0.5
3.5
0.5
4.2
tXZBIDIR (3)
6.8
8.4
ns
tZXBIDIR (3)
6.8
8.4
ns
相關(guān)PDF資料
PDF描述
EP1K50FC484-1 IC ACEX 1K FPGA 50K 484-FBGA
HMC43DRXN CONN EDGECARD 86POS DIP .100 SLD
HMC43DRXH CONN EDGECARD 86POS DIP .100 SLD
HMC49DRTS CONN EDGECARD 98POS DIP .100 SLD
HMC49DRES CONN EDGECARD 98POS .100 EYELET
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
EP1K50FC484-1P 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Field Programmable Gate Array (FPGA)
EP1K50FC484-1X 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Field Programmable Gate Array (FPGA)
EP1K50FC484-2 功能描述:FPGA - 現(xiàn)場(chǎng)可編程門陣列 FPGA - ACEX 1K 360 LABs 249 IOs RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內(nèi)嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-256
EP1K50FC484-2DX 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Field Programmable Gate Array (FPGA)
EP1K50FC484-2F 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Field Programmable Gate Array (FPGA)