- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄223742 > EN29LV160B-70TP (Eon Silicon Solution Inc.) 16 Megabit (2048K x 8-bit / 1024K x 16-bit) Flash Memory Boot Sector Flash Memory, CMOS 3.0 Volt-only PDF資料下載
參數(shù)資料
| 型號(hào)： | EN29LV160B-70TP |
| 廠商： | Eon Silicon Solution Inc. |
| 英文描述： | 16 Megabit (2048K x 8-bit / 1024K x 16-bit) Flash Memory Boot Sector Flash Memory, CMOS 3.0 Volt-only |
| 中文描述： | 16兆位（2048K × 8位/ 1024K x 16位）閃存引導(dǎo)扇區(qū)閃存，CMOS 3.0伏，只 |
| 文件頁數(shù)： | 7/45頁 |
| 文件大小： | 438K |
| 代理商： | EN29LV160B-70TP |
第1頁第2頁第3頁第4頁第5頁第6頁當(dāng)前第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁
This Data Sheet may be revised by subsequent versions
2003 Eon Silicon Solution, Inc., www.essi.com.tw
or modifications due to changes in technical specifications.
15
EN29LV160
Rev. A, Issue Date: 2004/03/30
Chip Erase Command
Chip erase is a six-bus-cycle operation. The chip erase command sequence is initiated by writing two
unlock cycles, followed by a set-up command. Two additional unlock write cycles are then followed by the
chip erase command, which in turn invokes the Embedded Erase algorithm. The device does
not require
the system to preprogram prior to erase. The Embedded Erase algorithm automatically preprograms and
verifies the entire memory for an all zero data pattern prior to electrical erase. The system is not required
to provide any controls or timings during these operations. The Command Definitions table shows the
address and data requirements for the chip erase command sequence.
Any commands written to the chip during the Embedded Chip Erase algorithm are ignored.
The system can determine the status of the erase operation by using DQ7, DQ6, or DQ2. See “Write
Operation Status” for information on these status bits. When the Embedded Erase algorithm is complete,
the device returns to reading array data and addresses are no longer latched.
Flowchart 4 illustrates the algorithm for the erase operation. See the Erase/Program Operations tables in
“AC Characteristics” for parameters, and to the Chip/Sector Erase Operation Timings for timing
waveforms.
Sector Erase Command Sequence
Sector erase is a six bus cycle operation. The sector erase command sequence is initiated by writing two
un-lock cycles, followed by a set-up command. Two additional unlock write cycles are then followed by the
address of the sector to be erased, and the sector erase command. The Command Definitions table
shows the address and data requirements for the sector erase command sequence.
Once the sector erase operation has begun, only the Erase Suspend command is valid. All other
commands are ignored.
When the Embedded Erase algorithm is complete, the device returns to reading array data and addresses
are no longer latched. The system can determine the status of the erase operation by using DQ7, DQ6, or
DQ2. Refer to “Write Operation Status” for information on these status bits. Flowchart 4 illustrates the
algorithm for the erase operation. Refer to the Erase/Program Operations tables in the “AC
Characteristics” section for parameters, and to the Sector Erase Operations Timing diagram for timing
waveforms.
Erase Suspend / Resume Command
The Erase Suspend command allows the system to interrupt a sector erase operation and then read data
from, or program data to, any sector not selected for erasure. This command is valid only during the
sector erase operation. The Erase Suspend command is ignored if written during the chip erase operation
or Embedded Program algorithm. Addresses are don’t-cares when writing the Erase Suspend command.
When the Erase Suspend command is written during a sector erase operation, the device requires a
maximum of 20 s to suspend the erase operation.
After the erase operation has been suspended, the system can read array data from or program data to
any sector not selected for erasure. (The device “erase suspends” all sectors selected for erasure.)
Normal read and write timings and command definitions apply. Reading at any address within erase-
suspended sectors produces status data on DQ7–DQ0. The system can use DQ7, or DQ6 and DQ2
together, to determine if a sector is actively erasing or is erase-suspended. See “Write Operation Status”
for information on these status bits.
After an erase-suspended program operation is complete, the system can once again read array data
within non-suspended sectors. The system can determine the status of the program operation using the
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| EN29LV160B-90BIP | 16 Megabit (2048K x 8-bit / 1024K x 16-bit) Flash Memory Boot Sector Flash Memory, CMOS 3.0 Volt-only |
| EN29LV160B-90BI | 16 Megabit (2048K x 8-bit / 1024K x 16-bit) Flash Memory Boot Sector Flash Memory, CMOS 3.0 Volt-only |
| EN29LV160B-90BP | 16 Megabit (2048K x 8-bit / 1024K x 16-bit) Flash Memory Boot Sector Flash Memory, CMOS 3.0 Volt-only |
| EN29LV160B-90B | 16 Megabit (2048K x 8-bit / 1024K x 16-bit) Flash Memory Boot Sector Flash Memory, CMOS 3.0 Volt-only |
| EN29LV160B-90TIP | 16 Megabit (2048K x 8-bit / 1024K x 16-bit) Flash Memory Boot Sector Flash Memory, CMOS 3.0 Volt-only |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| EN29LV160BB-70BIP | 制造商:EON SILICON SOLUTION INC 功能描述:EN29LV160 Series 16 Mbit (2 M x 8) 3.6 V 70 ns Boot Sector NOR Flash 制造商:Eon Silicon Solution Inc 功能描述:EN29LV160 Series 16 Mbit (2 M x 8) 3.6 V 70 ns Boot Sector NOR Flash |
| EN29LV160BT-70TIP | 制造商:EON SILICON SOLUTION INC 功能描述:EN29LV160 Series 16 Mbit (2 M x 8) 3.6 V 70 ns Boot Sector NOR Flash |
| EN29LV160CB-70TIP | 制造商:EON SILICON SOLUTION INC 功能描述:FLASH, 3V Read Program Erase 16 Megabit (2M x 8 / 1M x 16) 70ns TSOP |
| EN29LV320AT-70TCP | 制造商:EON SILICON SOLUTION INC 功能描述:EN29LV320A Series, 32 Mbit 70 NS 48 TSOP Top Boot Sector 3 V NOR Flash |
| EN29LV320B-70TCP | 制造商:EON SILICON SOLUTION INC 功能描述:32 Megabit, CMOS, 3V, Boot Sector Flash Memory, TSOP-48 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。