參數(shù)資料
型號： EDI2KG464128V12D
英文描述： 4x128Kx64, 3.3V Synchronous Flow-Through Card Module(4x128Kx64, 3.3V，12ns,同步靜態(tài)RAM卡模塊(流通結(jié)構(gòu)）)
中文描述： 4x128Kx64，3.3V的同步流動，通過卡模塊（4x128Kx64，3.3伏，12ns，同步靜態(tài)內(nèi)存卡模塊（流通結(jié)構(gòu)））
文件頁數(shù)： 3/7頁
文件大小： 109K
代理商： EDI2KG464128V12D
EDI2KG464128V
4 Megabyte Synchronous
Card Edge DIMM
3
EDI2KG464128V Rev. 0 3/98 ECO#9977
*Stress greater than those listed under "Absolute Maximum Ratings" may cause
permanent damage to the device. This is a stress rating only and functional
operation of the device at these or any other conditions greater than those indicated
in operational sections of this specifications is not implied. Exposure to absolute
maximum rating conditions for extended periods may affect reliability.
Absolute Maximum Ratings*
Voltage on Vcc Relative to Vss
-0.5V to +4.6V
Vin
-0.5V to Vcc +0.5V
Storage Temperature
-55°C to +125°C
Operating Temperature (Commercial) 0°C to +70°C
Operating Temperature (Industrial)
-40°C to +85°C
Short Circuit Output Current
10 mA
Synchronous Only - Truth Table
Operation
E1\
E2\
E3\
E4\
GW\
G\
ZZ
CLK
DQ
Synchronous Write-Bank 1
L
H
L
H
L
High-Z
Synchronous Read-Bank 1
L
H
L
Synchronous Write-Bank 2
H
L
H
L
H
L
High-Z
Synchronous Read-Bank 2
H
L
H
L
Synchronous Write-Bank 3
H
L
H
L
H
L
High-Z
Synchronous Read-Bank 3
H
L
H
L
Synchronous Write-Bank 4
H
L
H
L
High-Z
Synchronous Read-Bank 4
H
L
H
L
Snooze Mode
X
H
X
High-Z
Pin Descriptions
DIMM Pins
Symbol
Type
Description
3, 5, 7, 9, 15, 17,
A0-A16
Input
Addresses: These inputs are registered and must meet the setup and hold
1 9, 23, 20, 18, 16,
Synchronous
times around the rising edge of CLK. The burst counter generates internal
14, 10, 8, 6, 4
addresses associated with A0 and A1, during burst and wait cycle.
38
GW\
Input
Global Write: This active LOW input allows a full 72-bit WRITE to occur
Synchronous
independent of the BWE\ and BWx\ lines and must meet the setup and hold
times around the rising edge of CLK.
27
CLK
Input
Clock: This signal registers the addresses, data, chip enables, write control
Synchronous
and burst control inputs on its rising edge. All synchronous inputs must
meet setup and hold times around the clock’s rising edge.
36, 32,
E1\, E2\
Input
Bank Enables: These active LOW inputs are used to enable each individual
35, 31
E3\, E4\
Synchronous
bank and to gate ADSP\.
37
G\
Input
Output Enable: This active LOW asynchronous input enables the data output drivers.
ZZ
Input
Module Snooze: This active high signal places the memory module in sleep
Asynchronous
mode (low power consumption).
Various
DQ0-63
Input/Output
Data Inputs/Outputs: First byte is DQ0-7, second byte is DQ8-15, third byte is
DQ16-23, fourth byte is DQ24-31, fifth byte is DQ32-39, sixth byte is
DQ40-47, seventh byte is DQ48-55 and the eight byte is DQ56-64.
Various
Vcc
Supply
Core power supply: +3.3V -5%/+10%
Various
Vss
Ground
相關(guān)PDF資料
PDF描述
EDI2KG464128V15D 4x128Kx64, 3.3V Synchronous Flow-Through Card Module(4x128Kx64, 3.3V，15ns,同步靜態(tài)RAM卡模塊(流通結(jié)構(gòu)）)
EDI2KG464128V95D 4x128Kx64, 3.3V Synchronous Flow-Through Card Module(4x128Kx64, 3.3V，9.5ns,同步靜態(tài)RAM卡模塊(流通結(jié)構(gòu)）)
EDI2KG46464V10D 4x64Kx64, 3.3V Synchronous Flow-Through Card Module(4x64Kx64, 3.3V，10ns,同步靜態(tài)RAM卡模塊(流通結(jié)構(gòu)）)
EDI2KG46464V11D 4x64Kx64, 3.3V Synchronous Flow-Through Card Module(4x64Kx64, 3.3V，11ns,同步靜態(tài)RAM卡模塊(流通結(jié)構(gòu)）)
EDI2KG46464V15D 4x64Kx64, 3.3V Synchronous Flow-Through Card Module(4x64Kx64, 3.3V，15ns,同步靜態(tài)RAM卡模塊(流通結(jié)構(gòu)）)
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
EDI411024C100FB 制造商:未知廠家 制造商全稱:未知廠家 功能描述:x1 Fast Page Mode DRAM
EDI411024C100FC 制造商:未知廠家 制造商全稱:未知廠家 功能描述:x1 Fast Page Mode DRAM
EDI411024C100FI 制造商:未知廠家 制造商全稱:未知廠家 功能描述:x1 Fast Page Mode DRAM
EDI411024C100FM 制造商:未知廠家 制造商全稱:未知廠家 功能描述:x1 Fast Page Mode DRAM
EDI411024C100NB 制造商:未知廠家 制造商全稱:未知廠家 功能描述:x1 Fast Page Mode DRAM
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*