- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄93333 > EDI2GG41864V95D 4x64Kx18 3.3V Synchronous SRAM Card Module(4x64Kx18, 3.3V，9.5ns,同步靜態(tài)RAM卡模塊(流通結(jié)構(gòu)）) PDF資料下載
參數(shù)資料
| 型號： | EDI2GG41864V95D |
| 英文描述： | 4x64Kx18 3.3V Synchronous SRAM Card Module(4x64Kx18, 3.3V，9.5ns,同步靜態(tài)RAM卡模塊(流通結(jié)構(gòu)）) |
| 中文描述： | 4x64Kx18 3.3同步SRAM卡模塊（4x64Kx18，3.3伏，9.5ns，同步靜態(tài)內(nèi)存卡模塊（流通結(jié)構(gòu)）） |
| 文件頁數(shù)： | 1/9頁 |
| 文件大小： | 1529K |
| 代理商： | EDI2GG41864V95D |
1
EDI2GG41864V
White Electronic Designs Corporation Westborough, MA 01581
(508) 366-5151 www.whiteedc.com
July1999 Rev
ECO
576 Kilobyte Synchronous Card Edge DIMM
PIN NAMES
The EDI2KG41864VxxD2 is a Synchronous SRAM, 60 position
Card Edge DIMM (120 contacts) Module, organized as 4x64Kx18.
The Module contains four (4) Synchronous Burst Ram Devices,
packaged in the industry standard JEDEC 14mmx20mm TQFP
placed on a Multilayer FR4 Substrate. The module architecture is
defined as a Synchronous Only, Flow-Through, Early Write device.
This module provides high performance, ultra fast access times at a
cost per bit benefit over BiCMOS Asynchronous SRAM based
devices. As well as improved cost per bit, the use of Synchronous
or Synchronous Burst devices or modules can ease the memory
subsystem design by reducing or easing the memory controller
requirement.
Synchronous operations are in relation to an externally supplied clock,
registered address, registered global write, registered enables as well
as an Asynchronous Output enable. All read and Write operations to
this module are performed on Long Words (Double Words) 32 bit
operation.
Write cycles are internally self timed and are initiated by a rising clock
edge. Thisfeaturerelievesthedesignerthetaskofdevelopingexternal
write pulse width circuitry.
4x64Kx18 Synchronous
Flow-Through Architecture
Clock Controlled Registered Bank Enables (E1\,
E2\, E3, E4\)
Clock Controlled Registered Address
Clock Controlled Registered Global Write (GW\)
Aysnchronous Output Enable (G\)
Internally self-timed Write
Gold Lead Finish
3.3V+ 10%, -5% Operation
Access Speed(s): TKHQV=9.5, 10, 11, 12, 15ns
Common Data I/O
High Capacitance (30pf) drive, at rated Access
Speed
Single total array Clock
Multiple Vcc and Gnd
DQ0-DQ17
Input/Output Bus
A0-A15
Address Bus
E1\, E2\, E3\, E4\
SynchronousBankEnables
Clk
Array Clock
GW\
Synchronous Global write Enable
G\
Asynchronous Output Enable
Vcc
3.3V Power Supply
Vss
Gnd
FEATURES
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| EDI2GG432128V10D | 4x128Kx32 Synchronous Flow-Through SRAM Card Module(4x128Kx18, 3.3V，10ns,同步靜態(tài)RAM卡模塊(流通結(jié)構(gòu)）) |
| EDI2GG432128V11D | 4x128Kx32 Synchronous Flow-Through SRAM Card Module(4x128Kx18, 3.3V，11ns,同步靜態(tài)RAM卡模塊(流通結(jié)構(gòu)）) |
| EDI2GG43264V10D | 4x64Kx32 Synchronous SRAM Card Module(4x64Kx32, 3.3V，10ns,同步靜態(tài)RAM卡模塊(流通結(jié)構(gòu)）) |
| EDI2GG43264V11D | 4x64Kx32 Synchronous SRAM Card Module(4x64Kx32, 3.3V，11ns,同步靜態(tài)RAM卡模塊(流通結(jié)構(gòu)）) |
| EDI2GG43264V15D | 4x64Kx32 Synchronous SRAM Card Module(4x64Kx32, 3.3V，15ns,同步靜態(tài)RAM卡模塊(流通結(jié)構(gòu)）) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| EDI2GG464128V | 制造商:WEDC 制造商全稱:White Electronic Designs Corporation 功能描述:4MB SYNCHRONOUS CARD EDGE DIMM |
| EDI2GG464128V10D | 制造商:WEDC 制造商全稱:White Electronic Designs Corporation 功能描述:4MB SYNCHRONOUS CARD EDGE DIMM |
| EDI2GG464128V11D | 制造商:WEDC 制造商全稱:White Electronic Designs Corporation 功能描述:4MB SYNCHRONOUS CARD EDGE DIMM |
| EDI2GG464128V12D | 制造商:WEDC 制造商全稱:White Electronic Designs Corporation 功能描述:4MB SYNCHRONOUS CARD EDGE DIMM |
| EDI2GG464128V15D | 制造商:WEDC 制造商全稱:White Electronic Designs Corporation 功能描述:4MB SYNCHRONOUS CARD EDGE DIMM |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。