- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄384280 > EDE5108AESK-5C-E (ELPIDA MEMORY INC) 512M bits DDR2 SDRAM PDF資料下載
參數(shù)資料
| 型號： | EDE5108AESK-5C-E |
| 廠商： | ELPIDA MEMORY INC |
| 元件分類： | DRAM |
| 英文描述： | 512M bits DDR2 SDRAM |
| 中文描述： | 64M X 8 DDR DRAM, 0.5 ns, PBGA60 |
| 封裝： | ROHS COMPLIANT, FBGA-60 |
| 文件頁數(shù)： | 1/66頁 |
| 文件大?。?/td> | 697K |
| 代理商： | EDE5108AESK-5C-E |
當前第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁
Document No. E0323E90 (Ver. 9.0)
Date Published September 2005 (K) Japan
Printed in Japan
URL: http://www.elpida.com
Elpida Memory, Inc. 2002-2005
DATA SHEET
512M bits DDR2 SDRAM
EDE5104ABSE (128M words
×
4 bits)
EDE5108ABSE (64M words
×
8 bits)
EDE5116ABSE (32M words
×
16 bits)
Description
The EDE5104ABSE is a 512M bits DDR2 SDRAM
organized as 33,554,432 words
×
4 bits
×
4 banks.
The EDE5108ABSE is a 512M bits DDR2 SDRAM
organized as 16,777,216 words
×
8 bits
×
4 banks.
They are packaged in 64-ball FBGA (
μ
BGA
) package.
The EDE5116ABSE is a 512M bits DDR2 SDRAM
organized as 8,388,608 words
×
16 bits
×
4 banks.
It is packaged in 84-ball FBGA (
μ
BGA) package.
Features
Power supply: VDD, VDDQ
=
1.8V
±
0.1V
Double-data-rate architecture: two data transfers per
clock cycle
Bi-directional, differential data strobe (DQS and
/DQS) is transmitted/received with data, to be used in
capturing data at the receiver
DQS is edge aligned with data for READs: center-
aligned with data for WRITEs
Differential clock inputs (CK and /CK)
DLL aligns DQ and DQS transitions with CK
transitions
Commands entered on each positive CK edge: data
and data mask referenced to both edges of DQS
Four internal banks for concurrent operation
Data mask (DM) for write data
Burst lengths: 4, 8
/CAS Latency (CL): 3, 4, 5
Auto precharge operation for each burst access
Auto refresh and self refresh modes
7.8
μ
s average periodic refresh interval
SSTL_18 compatible I/O
Posted CAS by programmable additive latency for
better command and data bus efficiency
Off-Chip-Driver Impedance Adjustment and On-Die-
Termination for better signal quality
Programmable RDQS, /RDQS output for making
×
8
organization compatible to
×
4 organization
/DQS, (/RDQS) can be disabled for single-ended
Data Strobe operation.
FBGA (
μ
BGA) package with lead free solder
(Sn-Ag-Cu)
RoHS compliant
相關PDF資料 |
PDF描述 |
|---|---|
| EDE5108AESK-6E-E | 512M bits DDR2 SDRAM |
| EDE5108GBSA-4A-E | 512M bits DDR-II SDRAM |
| EDE5104GBSA-5A-E | RxxPxx Series - Econoline Unregulated DC-DC Converters; Input Voltage (Vdc): 15V; Output Voltage (Vdc): 3.3V; Power: 1W; EN 60950 certified, rated for 250VAC; UL-60950-1 / CSA C22.2 certified; 5.2kVDC Isolation for 1 Minute; Optional Continuous Short Circuit Protected; 2 Chamber Transformer System; UL94V-0 Package Material; Efficiency to 80% |
| EDE5108GBSA-5A-E | INNOLINE: Rxx-100_150A - Compact High Voltage Power Supplies - 5 Watt in Low Profile DIP24 Package - 3000VDC Isolation - Remote Voltage Programming by External Voltage or Resistance - Continuous Short Circuit Protection - Cascadeable to generate Output Voltages of up to 420VDC |
| EDE5104GBSA | 512M bits DDR-II SDRAM |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| EDE5108AESK-6E-E | 制造商:ELPIDA 制造商全稱:Elpida Memory 功能描述:512M bits DDR2 SDRAM |
| EDE5108AGBG | 制造商:ELPIDA 制造商全稱:Elpida Memory 功能描述:512M bits DDR2 SDRAM |
| EDE5108AGBG-5C-E | 制造商:ELPIDA 制造商全稱:Elpida Memory 功能描述:512M bits DDR2 SDRAM |
| EDE5108AGBG-6E-E | 制造商:ELPIDA 制造商全稱:Elpida Memory 功能描述:512M bits DDR2 SDRAM |
| EDE5108AGSE | 制造商:ELPIDA 制造商全稱:Elpida Memory 功能描述:512M bits DDR2 SDRAM |
發(fā)布緊急采購，3分鐘左右您將得到回復。