- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄384273 > EBE10RD4AEFA-5C-E (ELPIDA MEMORY INC) 1GB Registered DDR2 SDRAM DIMM (128M words x 72 bits, 1 Rank) PDF資料下載
參數(shù)資料
| 型號(hào)： | EBE10RD4AEFA-5C-E |
| 廠商： | ELPIDA MEMORY INC |
| 元件分類(lèi)： | DRAM |
| 英文描述： | 1GB Registered DDR2 SDRAM DIMM (128M words x 72 bits, 1 Rank) |
| 中文描述： | 128M X 72 DDR DRAM MODULE, 0.5 ns, DMA240 |
| 封裝： | ROHS COMPLIANT, DIMM-240 |
| 文件頁(yè)數(shù)： | 12/22頁(yè) |
| 文件大?。?/td> | 190K |
| 代理商： | EBE10RD4AEFA-5C-E |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)當(dāng)前第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)
EBE10RD4AEFA
Data Sheet E0644E30 (Ver. 3.0)
12
Parameter
Symbol Grade
max.
Unit
Test condition
tCK = tCK (IDD);
Refresh command at every tRFC (IDD) interval;
CKE is H, /CS is H between valid commands;
Other control and address bus inputs are SWITCHING;
Data bus inputs are SWITCHING
Self Refresh Mode;
CK and /CK at 0V;
CKE
≤
0.2V;
Other control and address bus inputs are FLOATING;
Data bus inputs are FLOATING
all bank interleaving reads, IOUT = 0mA;
BL = 4, CL = CL(IDD), AL = tRCD (IDD)
1
×
tCK (IDD);
tCK = tCK (IDD), tRC = tRC (IDD), tRRD = tRRD(IDD),
tRCD = 1
×
tCK (IDD);
CKE is H, CS is H between valid commands;
Address bus inputs are STABLE during DESELECTs;
Data pattern is same as IDD4W;
-5C
5030
Auto-refresh current
IDD5
-4A
4630
mA
Self-refresh current
IDD6
150
mA
-5C
6250
Operating current
(Bank interleaving)
IDD7
-4A
5770
mA
Notes: 1. IDD specifications are tested after the device is properly initialized.
2. Input slew rate is specified by AC Input Test Condition.
3. IDD parameters are specified with ODT disabled.
4. Data bus consists of DQ, DM, DQS, /DQS, RDQS, /RDQS, LDQS, /LDQS, UDQS, and /UDQS. IDD
values must be met with all combinations of EMRS bits 10 and 11.
5. Definitions for IDD
L is defined as VIN
≤
VIL (AC) (max.)
H is defined as VIN
≥
VIH (AC) (min.)
STABLE is defined as inputs stable at an H or L level
FLOATING is defined as inputs at VREF = VDDQ/2
SWITCHING is defined as:
inputs changing between H and L every other clock cycle (once per two clocks) for address and control
signals, and inputs changing between H and L every other data transfer (once per clock) for DQ signals
not including masks or strobes.
6. Refer to AC Timing for IDD Test Conditions.
AC Timing for IDD Test Conditions
For purposes of IDD testing, the following parameters are to be utilized.
DDR2-533
DDR2-400
Parameter
4-4-4
3-3-3
Unit
CL(IDD)
4
3
tCK
tRCD(IDD)
15
15
ns
tRC(IDD)
60
55
ns
tRRD(IDD)
7.5
7.5
ns
tCK(IDD)
3.75
5
ns
tRAS(min.)(IDD)
45
40
ns
tRAS(max.)(IDD)
70000
70000
ns
tRP(IDD)
15
15
ns
tRFC(IDD)
105
105
ns
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| EBE10RD4ABFA | 1GB Registered DDR2 SDRAM DIMM (128M words x 72 bits, 1 Rank) |
| EBE10RD4ABFA-4A-E | 1GB Registered DDR2 SDRAM DIMM (128M words x 72 bits, 1 Rank) |
| EBE10RD4ABFA-5C-E | 1GB Registered DDR2 SDRAM DIMM (128M words x 72 bits, 1 Rank) |
| EBE10RD4AGFA-5C-E | 1GB Registered DDR2 SDRAM DIMM (128M words x 72 bits, 1 Rank) |
| EBE10RD4AGFA-6E-E | 1GB Registered DDR2 SDRAM DIMM (128M words x 72 bits, 1 Rank) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| EBE10RD4AEFA-6 | 制造商:ELPIDA 制造商全稱(chēng):Elpida Memory 功能描述:1GB Registered DDR2 SDRAM DIMM |
| EBE10RD4AEFA-6E-E | 制造商:ELPIDA 制造商全稱(chēng):Elpida Memory 功能描述:1GB Registered DDR2 SDRAM DIMM |
| EBE10RD4AGFA | 制造商:ELPIDA 制造商全稱(chēng):Elpida Memory 功能描述:1GB Registered DDR2 SDRAM DIMM (128M words x 72 bits, 1 Rank) |
| EBE10RD4AGFA-4A-E | 制造商:ELPIDA 制造商全稱(chēng):Elpida Memory 功能描述:1GB Registered DDR2 SDRAM DIMM (128M words x 72 bits, 1 Rank) |
| EBE10RD4AGFA-5C-E | 制造商:ELPIDA 制造商全稱(chēng):Elpida Memory 功能描述:1GB Registered DDR2 SDRAM DIMM (128M words x 72 bits, 1 Rank) |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。