參數(shù)資料
型號： EBD51RC4AKFA-E
廠商： Elpida Memory, Inc.
元件分類： 圓形連接器
英文描述： Circular Connector; No. of Contacts:55; Series:MS27484; Body Material:Aluminum; Connecting Termination:Crimp; Connector Shell Size:16; Circular Contact Gender:Socket; Circular Shell Style:Straight Plug; Insert Arrangement:16-35 RoHS Compliant: No
中文描述： 注冊512MB的DDR SDRAM的內(nèi)存（6400字× 72位，1個等級）
文件頁數(shù)： 15/19頁
文件大小： 198K
代理商： EBD51RC4AKFA-E
EBD51RC4AKFA
Data Sheet E0377E20 (Ver. 2.0)
15
Pin Functions
CK, /CK (input pin)
The CK and the /CK are the master clock inputs. All inputs except DMs, DQSs and DQs are referred to the cross
point of the CK rising edge and the VREF level. When a read operation, DQSs and DQs are referred to the cross
point of the CK and the /CK. When a write operation, DMs and DQs are referred to the cross point of the DQS and
the VREF level. DQSs for write operation are referred to the cross point of the CK and the /CK.
/CS (input pin)
When /CS is low, commands and data can be input. When /CS is high, all inputs are ignored. However, internal
operations (bank active, burst operations, etc.) are held.
/RAS, /CAS, and /WE (input pins)
These pins define operating commands (read, write, etc.) depending on the combinations of their voltage levels.
See "Command operation".
A0 to A12 (input pins)
Row address (AX0 to AX12) is determined by the A0 to the A12 level at the cross point of the CK rising edge and the
VREF level in a bank active command cycle. Column address (AY0 to AY9, AY11) is loaded via the A0 to the A9
and the A11 at the cross point of the CK rising edge and the VREF level in a read or a write command cycle. This
column address becomes the starting address of a burst operation.
A10 (AP) (input pin)
A10 defines the precharge mode when a precharge command, a read command or a write command is issued. If
A10 = high when a precharge command is issued, all banks are precharged. If A10 = low when a precharge
command is issued, only the bank that is selected by BA1, BA0 is precharged. If A10 = high when read or write
command, auto-precharge function is enabled. While A10 = low, auto-precharge function is disabled.
BA0, BA1 (input pin)
BA0, BA1 are bank select signals (BA). The memory array is divided into bank 0, bank 1, bank 2 and bank 3. (See
Bank Select Signal Table)
[Bank Select Signal Table]
BA0
BA1
Bank 0
L
L
Bank 1
H
L
Bank 2
L
H
Bank 3
H
H
Remark: H: VIH. L: VIL.
CKE (input pin)
CKE controls power down and self-refresh. The power down and the self-refresh commands are entered when the
CKE is driven low and exited when it resumes to high.
The CKE level must be kept for 1 CK cycle at least, that is, if CKE changes at the cross point of the CK rising edge
and the VREF level with proper setup time tIS, at the next CK rising edge CKE level must be kept with proper hold
time tIH.
DQ, CB (input and output pins)
Data are input to and output from these pins.
DQS (input and output pin)
DQS provide the read data strobes (as output) and the write data strobes (as input).
相關PDF資料
PDF描述
EBD52UC8AKDA-6B 512MB DDR SDRAM SO DIMM (64M words x 64 bits, 2 Ranks)
EBD52UC8AKFA-5 JT 12C 8#20 4#16 SKT PLUG
EBD52UC8AKFA-5B 512MB Unbuffered DDR SDRAM DIMM (64M words x 64 bits, 2 Ranks)
EBD52UC8AKFA-5C JT 55C 55#22D SKT PLUG
EBD52UC8AKDA 512MB DDR SDRAM SO DIMM (64M words x 64 bits, 2 Ranks)
相關代理商/技術參數(shù)
參數(shù)描述
EBD51RD8ABFA 制造商:ELPIDA 制造商全稱:Elpida Memory 功能描述:512MB Registered DDR SDRAM DIMM
EBD51RD8ABFA-6B 制造商:ELPIDA 制造商全稱:Elpida Memory 功能描述:512MB Registered DDR SDRAM DIMM
EBD51RD8ABFA-7A 制造商:ELPIDA 制造商全稱:Elpida Memory 功能描述:512MB Registered DDR SDRAM DIMM
EBD51RD8ABFA-7B 制造商:ELPIDA 制造商全稱:Elpida Memory 功能描述:512MB Registered DDR SDRAM DIMM
EBD52850707 制造商:LG Corporation 功能描述:Touch Panel
發(fā)布緊急采購，3分鐘左右您將得到回復。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*