參數(shù)資料
型號: DSP56F807VF80E
廠商: Freescale Semiconductor
文件頁數(shù): 41/60頁
文件大?。?/td> 0K
描述: IC DSP 80MHZ 60K FLASH 160-BGA
標準包裝: 126
系列: 56F8xx
核心處理器: 56800
芯體尺寸: 16-位
速度: 80MHz
連通性: CAN,EBI/EMI,SCI,SPI
外圍設(shè)備: POR,PWM,WDT
輸入/輸出數(shù): 32
程序存儲器容量: 136KB(68K x 16)
程序存儲器類型: 閃存
RAM 容量: 6K x 16
電壓 - 電源 (Vcc/Vdd): 3 V ~ 3.6 V
數(shù)據(jù)轉(zhuǎn)換器: A/D 16x12b
振蕩器型: 外部
工作溫度: -40°C ~ 85°C
封裝/外殼: 160-BGA
包裝: 托盤
56F807 Technical Data Technical Data, Rev. 16
46
Freescale Semiconductor
3.13 JTAG Timing
Figure 3-29 Test Clock Input Timing Diagram
Table 3-18 JTAG Timing1, 3
Operating Conditions: V
SS = VSSA = 0 V, VDD = VDDA = 3.0–3.6 V, TA = –40° to +85°C, CL 50pF, fOP = 80MHz
1.
Timing is both wait state and frequency dependent. For the values listed, T = clock cycle. For 80MHz operation,
T = 12.5ns.
Characteristic
Symbol
Min
Max
Unit
TCK frequency of operation2
2.
TCK frequency of operation must be less than 1/8 the processor rate.
3.
Parameters listed are guaranteed by design.
fOP
DC
10
MHz
TCK cycle time
tCY
100
ns
TCK clock pulse width
tPW
50
ns
TMS, TDI data set-up time
tDS
0.4
ns
TMS, TDI data hold time
tDH
1.2
ns
TCK low to TDO data valid
tDV
26.6
ns
TCK low to TDO tri-state
tTS
23.5
ns
TRST assertion time
tTRST
50
ns
DE assertion time
tDE
4T
ns
TCK
(Input)
VM
VIL
VM = VIL + (VIH – VIL)/2
tPW
tCY
tPW
VM
VIH
相關(guān)PDF資料
PDF描述
DSP56F826BU80 IC DSP 80MHZ 64KB FLASH 100LQFP
DSP56F827FG80E IC HYBRID CTRLR 16BIT 128-LQFP
DSPB56362AG120 IC DSP 24BIT AUD 120MHZ 144-LQFP
DSPB56364AF100 IC DSP 24BIT AUD 100MHZ 100-LQFP
DSPB56366AG120 IC DSP 24BIT AUD 120MHZ 144-LQFP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
DSP56F807VF80E 制造商:Freescale Semiconductor 功能描述:Digital Signal Processor IC
DSP56F807VF80J 制造商:Freescale Semiconductor 功能描述:DSP 16BIT - Trays
DSP56F826 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:16-bit Digital Signal Controllers
DSP56F826-827UM 制造商:未知廠家 制造商全稱:未知廠家 功能描述:16-Bit Digital Signal Processor Users Manual
DSP56F826-827UM/D 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:56F827 16-bit Hybrid Controller