- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄9752 > DS3253N# (Maxim Integrated Products)IC LIU DS3/E3/STS-1 144-CSBGA PDF資料下載
參數(shù)資料
| 型號(hào)： | DS3253N# |
| 廠商： | Maxim Integrated Products |
| 文件頁(yè)數(shù)： | 71/71頁(yè) |
| 文件大?。?/td> | 0K |
| 描述： | IC LIU DS3/E3/STS-1 144-CSBGA |
| 產(chǎn)品培訓(xùn)模塊： | Lead (SnPb) Finish for COTS Obsolescence Mitigation Program |
| 標(biāo)準(zhǔn)包裝： | 160 |
| 類型： | 線路接口裝置（LIU） |
| 驅(qū)動(dòng)器/接收器數(shù)： | 3/3 |
| 規(guī)程： | IEEE 1149.1 |
| 電源電壓： | 3.135 V ~ 3.465 V |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 144-BGA，CSPBGA |
| 供應(yīng)商設(shè)備封裝： | 144-TECSBGA（13x13） |
| 包裝： | 管件 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)當(dāng)前第71頁(yè)
DS3251/DS3252/DS3253/DS3254
9 of 71
Figure 4-2. Hardware Mode Block Diagram
5. CONTROL INTERFACE MODES
The DS325x devices can operate in hardware mode or two different CPU bus modes: 8-bit parallel and SPI serial.
In hardware mode, configuration input pins control device configuration, while status output pins indicate device
status. Internal registers are not accessible in hardware mode. The device is configured for hardware mode when
the HW pin is wired high (HW = 1).
In the CPU bus modes, most of the configuration and status pins used in hardware mode are reassigned to the
CPU bus interface. Through the bus interface an external processor can access a set of internal configuration and
status registers. A few configuration and status pins are active in both hardware mode and the CPU bus modes to
support specialized applications, such as protection switching. The device is configured for CPU bus mode when
the HW pin is wired low (HW = 0). The default CPU interface is 8-bit parallel. When the MOT,
RD and WR pins are
all low and the ALE pin is high, the SPI interface is enabled. See Section 15 for more information on the CPU
interfaces.
With the exception of the HW pin, configuration and status pins available in hardware mode have corresponding
register bits in the CPU bus mode. The hardware mode pins and the CPU bus mode register bits have identical
names and functions, with the exception that all register bits are active high. For example, LOS is indicated by the
receiver on the
RLOS pin (active low) in hardware mode and the RLOS register bit (active high) in CPU bus mode.
The few configuration input pins that are active in CPU bus mode also have corresponding register bits. In these
cases, the actual configuration is the logical OR of pin assertion and register bit assertion. For example, the
transmitter output driver is tri-stated if the
TTS pin is asserted (i.e., low) or the TTS register bit is asserted (high).
Figure 4-1 and Figure 4-2 show block diagrams of the DS325x in hardware mode and in CPU bus mode.
Analog
Local
Loopback
Pr
eam
p
Automatic
Gain
Control
+
Adaptive
Equalizer
ALOS
Clock &
Data
Recovery
Li
ne
D
riv
er
Wavesha
p
ing
Clock
Invert
RXPn
RXNn
TXPn
TXNn
TTSn
PRBSn
TLBOn
TCINV
TPOSn/TDATn
TCLKn
TNEGn
E3Mn
RNEGn/RLCVn
RCLKn
RPOSn/RDATn
RLOSn
RMONn
Power
Supply
TDSAn,
TDSBn
B3ZS/
HDB3
Encoder
AIS, 100100…,
PRBS Pattern
Generation
Mu
x
Mu
x
Mu
x
PRBS
Detector
B3ZS/HDB3
Decoder
Digital LOS
Detector
squelch
Jitter
Att
enu
ato
r
(c
an
be
pl
ac
ed
in
ei
th
er
the
r
e
ce
iv
e
p
a
th
or
th
e
tr
ansm
it
pat
h
)
Driver
Monitor
Loopback Control
TDMn
LLBn
VDD
VSS
TJAn
TBIN
RCINV
Remote
Loopback
Global
Configuration
STSn
Output
Drivers,
Clock
Invert
RTSn
RBIN
RJAn
HW
HIZ
Digital
Local
Loopback
RLBn
RST
Clock
Adapter
T3MCLK E3MCLK STMCLK
TCLKn
master clock
Dallas
Semiconductor
DS325x
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| VI-25H-IU-F3 | CONVERTER MOD DC/DC 52V 200W |
| DS26528G+ | IC TXRX T1/E1/J1 OCT 256-CSBGA |
| DS26324GNA3+ | IC LIU E1/T1/J1 3.3V 256-CSBGA |
| MAX1070CTC+ | IC ADC 10BIT 1.5MSPS 12-TQFN |
| DS21458N+ | IC LIU QUAD T1/E1/J1 256-CSBGA |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| DS3253N# | 功能描述:網(wǎng)絡(luò)控制器與處理器 IC Triple DS3/E3/STS-1 Line Interface Unit RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流（最大值）:595 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray |
| DS3253N+ | 功能描述:網(wǎng)絡(luò)控制器與處理器 IC Triple DS3/E3/STS-1 Line Interface Unit RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流（最大值）:595 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray |
| DS3253NA3 | 制造商:Maxim Integrated Products 功能描述:DS3253 REV A3 - Rail/Tube |
| DS3254 | 功能描述:網(wǎng)絡(luò)控制器與處理器 IC Quad DS3/E3/STS-1 Line Interface Unit RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流（最大值）:595 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray |
| DS3254+ | 功能描述:網(wǎng)絡(luò)控制器與處理器 IC Quad DS3/E3/STS-1 Line Interface Unit RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流（最大值）:595 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。