參數(shù)資料
型號： DS3252N+
廠商： Maxim Integrated Products
文件頁數(shù)： 2/71頁
文件大?。?/td> 0K
描述： IC LIU DS3/E3/STS-1 144CSBGA
產品培訓模塊： Lead (SnPb) Finish for COTS
Obsolescence Mitigation Program
標準包裝： 160
應用： 帶放大器的多路復用器
接口： SPI
電源電壓： 3.135 V ~ 3.465 V
封裝/外殼： 144-BGA，CSPBGA
供應商設備封裝： 144-TECSBGA（13x13）
包裝： 托盤
安裝類型： 表面貼裝
DS3251/DS3252/DS3253/DS3254
10 of 71
6. PIN DESCRIPTIONS
Table 6-A through Table 6-C list the pins that are always active. Table 6-D through Table 6-F list the additional pins
that active in each of the three control interface modes. Section 18 shows pin assignments for all three control
interface modes.
Table 6-A. Global Pin Descriptions
Note: These pins are always active.
NAME
FUNCTION
T3MCLK
I/O
T3 Master Clock. If a clock is applied to T3MCLK, it must be transmission-quality (
±20ppm, low jitter).
When present, the T3MCLK signal serves as the DS3 master clock for the CDRs and jitter attenuators
of all LIUs configured for DS3 operation. If T3MCLK is held low, the clock adapter block synthesizes the
DS3 master clock from the clock applied to E3MCLK (first choice) or the clock applied to STMCLK
(second choice). If T3MCLK is held high, each LIU in DS3 mode uses its TCLK signal as its master
clock. If T3MCLK is held low but E3MCLK and STMCLK are not toggling, then each LIU in DS3 mode
uses its TCLK signal as its master clock. Pin is input-only in Hardware mode, input/output in CPU Bus
mode. See Section 12 for more information.
E3MCLK
I/O
E3 Master Clock. If a clock is applied to E3MCLK, it must be transmission-quality (
±20ppm, low jitter).
When present, the E3MCLK signal serves as the E3 master clock for the CDRs and jitter attenuators of
all LIUs configured for E3 operation. If E3MCLK is held low, the clock adapter block synthesizes the E3
master clock from the clock applied to T3MCLK (first choice) or the clock applied to STMCLK (second
choice). If E3MCLK is held high, each LIU in E3 mode uses its TCLK signal as its master clock. If
E3MCLK is held low but T3MCLK and STMCLK are not toggling, then each LIU in E3 mode uses its
TCLK signal as its master clock. Pin is input-only in Hardware mode, input/output in CPU Bus mode.
See Section 12 for more information.
STMCLK
I/O
STS-1 Master Clock. If a clock is applied to STMCLK, it must be transmission-quality (
±20ppm, low
jitter). When present, the STMCLK signal serves as the STS-1 master clock for the CDRs and jitter
attenuators of all LIUs configured for STS-1 operation. If STMCLK is held low, the clock adapter block
synthesizes the STS-1 master clock from the clock applied to T3MCLK (first choice) or the clock
applied to E3MCLK (second choice). If STMCLK is held high, each LIU in STS-1 mode uses its TCLK
signal as its master clock. If STMCLK is held low but T3MCLK and E3MCLK are not toggling, then each
LIU in STS-1 mode uses its TCLK signal as its master clock. Pin is input-only in Hardware mode,
input/output in CPU Bus mode. See Section 12 for more information.
HIZ
IPU
High-Z Enable Input (Active Low, Open Drain, Internal 10k
Pullup to VDD)
0 = tri-state all output pins (Note that the
JTRST pin must be low.)
1 = normal operation
HW
I
Hardware Mode Select
0 = CPU bus mode
1 = Hardware mode
See Section 5 for details.
JTCLK
I
JTAG IEEE 1149.1 Test Serial Clock. JTCLK shifts data into JTDI on the rising edge and out of JTDO
on the falling edge. If boundary scan is not used, JTCLK should be pulled high.
JTDI
IPU
JTAG IEEE 1149.1 Test Serial-Data Input (Internal 10k
Pullup). Test instructions and data are
clocked in on this pin on the rising edge of JTCLK. If boundary scan is not used, JTDI should be left
unconnected or pulled high.
JTDO
O
JTAG IEEE 1149.1 Test Serial-Data Output. Test instructions and data are clocked out on this pin on
the falling edge of JTCLK.
JTRST
IPU
JTAG IEEE 1149.1 Test Reset (Internal 10k
Pullup to VDD). This pin is used to asynchronously
reset the test access port (TAP) controller. If boundary scan is not used,
JTRST can be held low or
high.
JTMS
IPU
JTAG IEEE 1149.1 Test Mode Select (Internal 10k
Pullup to VDD). This pin is sampled on the rising
edge of JTCLK and is used to place the port into the various defined IEEE 1149.1 states. If boundary
scan is not used, JTMS should be left unconnected or pulled high.
RST
IPU
Reset Input (Active Low, Open Drain, Internal 10k
Pullup to VDD). When this global asynchronous
reset is pulled low, the internal circuitry is reset and the internal registers (CPU bus mode) are forced to
their default values. The device is held in reset as long as
RST is low. RST should be held low for at
least two master clock cycles. See Section 13 for more information.
TEST
IPU
Factory Test Pin. Leave unconnected or wire high for normal operation.
VDD
P
Positive Supply. 3.3V
±5%. All VDD signals should be wired together.
VSS
P
Ground Reference. All VSS signals should be wired together.
相關PDF資料
PDF描述
DS33X41+ IC MAPPING ETHERNET 256CSBGA
VI-B4F-IX-F4 CONVERTER MOD DC/DC 72V 75W
VI-B4F-IX-F2 CONVERTER MOD DC/DC 72V 75W
V300B36H150BL3 CONVERTER MOD DC/DC 36V 150W
D38999/20WB5PA CONN RCPT 5POS WALL MNT W/PINS
相關代理商/技術參數(shù)
參數(shù)描述
DS3252N+ 功能描述:網(wǎng)絡控制器與處理器 IC Dual DS3/E3/STS-1 Line Interface Unit RoHS:否 制造商:Micrel 產品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流（最大值）:595 mA 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray
DS3252NA3 制造商:Maxim Integrated Products 功能描述:DS3252N REV A3 - Rail/Tube
DS3253 功能描述:網(wǎng)絡控制器與處理器 IC Triple DS3/E3/STS-1 Line Interface Unit RoHS:否 制造商:Micrel 產品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流（最大值）:595 mA 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray
DS3253+ 功能描述:網(wǎng)絡控制器與處理器 IC Triple DS3/E3/STS-1 Line Interface Unit RoHS:否 制造商:Micrel 產品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流（最大值）:595 mA 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray
DS3253A3 功能描述:網(wǎng)絡控制器與處理器 IC Triple DS3/E3/STS-1 Line Interface Unit RoHS:否 制造商:Micrel 產品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流（最大值）:595 mA 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray
發(fā)布緊急采購，3分鐘左右您將得到回復。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*