![](http://datasheet.mmic.net.cn/National-Semiconductor/DS30EA101SQE-NOPB_datasheet_97067/DS30EA101SQE-NOPB_5.png)
DS30BA101
OUT-
IN+
IN-
OUT+
0.1 PF
50:
953:
100:
1 PF
DS30EA101
IN+
IN-
100:
OUT+
OUT-
VCC
100: Differential TP Cable
RVO
SNLS404A – FEBRUARY 2012 – REVISED APRIL 2013
DEVICE OPERATION
The DS30EA101 equalizes data transmitted over copper cables. It automatically adjusts its gain to reverse the
effects of the cable loss and restore the original signal. For proper operation, the launch amplitude of the signal
going into the cable (the signal amplitude prior to the cable attenuation) must be set appropriately. If the signal is
single-ended, its single-ended amplitude must be 800 mVP-P ±10%. If the signal is differential, its differential
amplitude must be 800 mVP-P ±10% (400 mVP-P single-ended).
INPUT INTERFACING
The DS30EA101 accepts either differential or single-ended input. The input must be AC coupled.
Figure 3 and
Figure 4 show the typical configurations for differential input and single-ended input, respectively. For single-
ended input, the unused input must be properly terminated as shown.
OUTPUT INTERFACING
The DS30EA101 output signals (OUT+ and OUT- ) are internally terminated 100
LVDS outputs. These outputs
can be DC coupled to most common differential receivers.
LOS AND EN
LOS indicates the loss of signal at the DS30EA101 input. LOS is high when no input signal is present and low
when a valid input signal is detected.
EN can be used to manually disable or enable the OUT+ and OUT- output signals. Applying a high input to EN
will disable the DS30EA101 outputs by forcing the output to a logic 1, and applying a low input to EN will force
the outputs to be active. EN has an internal pulldown to enable the outputs by default.
LOS and EN may be tied together to automatically disable the DS30EA101 outputs when no input signal is
present.
APPLICATION INFORMATION
CABLE EXTENDER APPLICATION
The DS30EA101 together with the DS30BA101 form a cable extender chipset optimized for extending serial data
streams from serializer/deseralizer (SerDes) pairs and FPGAs over 100
differential cables and 75 coaxial
cables. Setting the correct DS30BA101 output amplitude and proper cable termination are essential for optimal
operation.
Figure 3 shows the recommended chipset configuration for 100
the recommended chipset configuration for 75
coaxial cable.
Figure 3. Cable Extender Chipset Application Circuit for 100
Differential Cable
Copyright 2012–2013, Texas Instruments Incorporated
5