- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄9752 > DS26324G+ (Maxim Integrated Products)IC LIU 16CH T1/E1/J1 256CSBGA PDF資料下載
參數(shù)資料
| 型號(hào)： | DS26324G+ |
| 廠商： | Maxim Integrated Products |
| 文件頁(yè)數(shù)： | 49/120頁(yè) |
| 文件大?。?/td> | 0K |
| 描述： | IC LIU 16CH T1/E1/J1 256CSBGA |
| 產(chǎn)品培訓(xùn)模塊： | Lead (SnPb) Finish for COTS Obsolescence Mitigation Program |
| 標(biāo)準(zhǔn)包裝： | 40 |
| 類(lèi)型： | 線路接口裝置（LIU） |
| 驅(qū)動(dòng)器/接收器數(shù)： | 16/16 |
| 規(guī)程： | LIN |
| 電源電壓： | 3.135 V ~ 3.465 V |
| 安裝類(lèi)型： | 表面貼裝 |
| 封裝/外殼： | 256-LBGA，CSBGA |
| 供應(yīng)商設(shè)備封裝： | 256-CSBGA（17x17） |
| 包裝： | 托盤(pán) |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)當(dāng)前第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)
DS26324 3.3V, 16-Channel, E1/T1/J1 Short-Haul Line Interface Unit
34 of 120
5.9
BERT
There are two bit error-rate testers available on the DS26324. One BERT can be mapped into LIUs 1–8 and the
other into LIUs 9–16 via the BTCR registers. The two BERTs operate independently of each other.
Each BERT transmitter, by default, replaces data from TPOS and TNEG; each BERT receiver, by default, samples
recovered data from RTIP and RRING.
The BERT can be enabled to replace data received on RTIP and RRING via the BERTDIR bit in the BERT and
G.772 Monitoring Control Register (BGMC). In this mode, the SRMS bit determines whether data comes out single-
rail or dual-rail. BERT data can be sourced using the recovered clock, MCLK, or TCLK. In this mode of operation,
the BERT receiver samples data on TPOS and TNEG on the falling edge of TCLK. This function is useful for
testing the digital side of the LIU. If TCLK is selected as a source for this mode, the input TCLK will control the
BERT transmitter and receiver. If the recovered clock or MCLK is selected, the RCLK output needs to drive the
TCLK input in order for the BERT receiver to sync to the data.
5.9.1
General Description
The BERT is a software-programmable test pattern generator and monitor capable of meeting most error
performance requirements for digital transmission equipment. It will generate and synchronize to pseudorandom
patterns with a generation polynomial of the form x
n + xy + 1, where n and y can take on values from 1 to 32 and
repetitive patterns of any length up to 32 bits.
The transmit direction generates the programmable test pattern, and inserts the test pattern payload into the data
stream.
The receive direction extracts the test pattern payload from the receive data stream, and monitors the test pattern
payload for the programmable test pattern.
5.9.1.1
BERT Features
Programmable PRBS Pattern. The pseudorandom bit sequence (PRBS) polynomial (x
n + xy + 1) and
seed are programmable (length n = 1 to 32, tap y = 1 to n – 1, and seed = 0 to 2
n – 1).
Programmable Repetitive Pattern. The repetitive pattern length and pattern are programmable (the
length n = 1 to 32 and pattern = 0 to 2
n – 1).
24-Bit Error Count and 32-Bit Bit Count Registers
Programmable Bit-Error Insertion. Errors can be inserted individually, on a pin transition, or at a specific
rate. The rate 1/10
n is programmable (n = 1 to 7).
Pattern Synchronization at a 10
-3 BER. Pattern synchronization is achieved even in the presence of a
random bit error rate (BER) of 10
-3.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| VI-25H-IU-F4 | CONVERTER MOD DC/DC 52V 200W |
| MAX1071CTC+ | IC ADC 10BIT 1.5MSPS 12-TQFN |
| DS3153N# | IC LIU DS3/E3/STS-1 144-CSBGA |
| MS27474E14A5PB | CONN RCPT 5POS JAM NUT W/PINS |
| DS3253N# | IC LIU DS3/E3/STS-1 144-CSBGA |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| DS26324G+ | 功能描述:電信集成電路 3.3V E1/T1/J1 16Ch Short Haul Octal LIU RoHS:否 制造商:STMicroelectronics 類(lèi)型:Telecom IC - Various 工作電源電壓:4.75 V to 5.25 V 電源電流: 工作溫度范圍:- 40 C to + 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PQFP-100 封裝:Tray |
| DS26324GA2 | 功能描述:電信集成電路 RoHS:否 制造商:STMicroelectronics 類(lèi)型:Telecom IC - Various 工作電源電壓:4.75 V to 5.25 V 電源電流: 工作溫度范圍:- 40 C to + 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PQFP-100 封裝:Tray |
| DS26324GA2+ | 功能描述:電信集成電路 RoHS:否 制造商:STMicroelectronics 類(lèi)型:Telecom IC - Various 工作電源電壓:4.75 V to 5.25 V 電源電流: 工作溫度范圍:- 40 C to + 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PQFP-100 封裝:Tray |
| DS26324GA2+W | 功能描述:電信集成電路 RoHS:否 制造商:STMicroelectronics 類(lèi)型:Telecom IC - Various 工作電源電壓:4.75 V to 5.25 V 電源電流: 工作溫度范圍:- 40 C to + 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PQFP-100 封裝:Tray |
| DS26324GN | 功能描述:電信集成電路 3.3V E1/T1/J1 16Ch Short Haul Octal LIU RoHS:否 制造商:STMicroelectronics 類(lèi)型:Telecom IC - Various 工作電源電壓:4.75 V to 5.25 V 電源電流: 工作溫度范圍:- 40 C to + 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PQFP-100 封裝:Tray |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。