參數資料
| 型號： | DS2406X |
| 廠商： | Maxim Integrated Products |
| 文件頁數： | 24/32頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC SW DL ADDRESS W/1K MEM CSP |
| 標準包裝： | 10,000 |
| 應用： | 遙控，遙測 |
| 接口： | 1 線 |
| 電源電壓： | 2.8 V ~ 6 V |
| 封裝/外殼： | 6-WBGA，FCBGA |
| 供應商設備封裝： | 6-覆晶（2.82x2.54） |
| 包裝： | 帶卷 (TR) |
| 安裝類型： | 表面貼裝 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁當前第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁
DS2406
30 of 32
PIO SINK CURRENT
10 mA
20 mA
30 mA
40 mA
50 mA
60 mA
70 mA
80 mA
90 mA
100 mA
I SA , I SB
@ 0.4V
VPUP
PIO-B
max.
min.
PIO-A
max.
min.
4V
5V
6V
2.8V
NOTE: The sink current is production-tested at VPUP = 2.8V; the specification for VPUP of 4V, 5V and
6V is guaranteed by design.
NOTES:
1. All voltages are referenced to ground.
2. VPUP, VPUPA, VPUPB = external pull-up voltage.
3. VIH is a function of the chip-internal supply voltage. This voltage is determined by either the external
pull-up resistor and VPUP or the VCC supply, whichever is higher. Without VCC supply, VIH for either
PIO pin should always be greater than or equal to VPUP -0.3V.
4. Input load is to ground.
5. Leakage current is to ground.
6. Guaranteed by design, not production tested.
7. If the current at PIO-A reaches 200mA the gate voltage of the output transistor will be reduced to
limit the sink current to 200mA. The user-supplied circuitry should limit the current flow through the
PIO-transistor to no more than 100mA. Otherwise the DS2406 may be damaged.
8. PIO-A has a controlled turn-on output. The indicated currents are DC values. At VPUP = 4.0V or
higher the sink current typically reaches 80% of its DC value 1 s after turning on the transistor.
9. VCC must be at least 4.0V if it is to be connected during a programming pulse.
10. Capacitance on the data pin could be 800pF when power is first applied. If a 5k
Ω resistor is used to
pull up the data line to VPUP, 5s after power has been applied the parasite capacitance will not affect
normal communications.
11. The duration of the low pulse sent by the master should be a minimum of 2s with a maximum value
as short as possible to allow time for the pull-up resistor to recover the line to a high level before the
1-Wire device samples in the case of a Write 1 Low Time, or before the master samples in the case of
a Read Low Time.
12. The optimal sampling point for the master is as close as possible to the end time of the 15
μs tRDV
period without exceeding tRDV. For the case of a Read-one time slot, this maximizes the amount of
time for the pull-up resistor to recover the line to a high level. For a Read-zero time slot it ensures
that a read will occur before the fastest 1-Wire devices(s) release the line (tRELEASE = 0).
相關PDF資料 |
PDF描述 |
|---|---|
| DS2408S+T&R | IC SWITCH 8-CHAN ADDRESS 16SOIC |
| DS2409P/T&R | IC COUPLER MICROLAN 1-WIRE 6TSOC |
| DS2411P+T&R | IC SILICON SERIAL NUMBER 6TSOC |
| DS2413Q+T&R | IC SWITCH 2CH ADDRESS 6-TDFN |
| DS2480B+ | IC LINE DRVR W/SENSOR 1-W 8-SOIC |
相關代理商/技術參數 |
參數描述 |
|---|---|
| DS2407 | 制造商:DALLAS 制造商全稱:Dallas Semiconductor 功能描述:Dual Addressable Switch Plus 1K.Bit Memory |
| DS2407FP000 | 制造商:Thomas & Betts 功能描述:200A,CON,3P4W,MG,407,3P250V |
| DS2407MP000 | 制造商:Thomas & Betts 功能描述:200A,PLG,3P4W,MG,407,3P250V |
| DS2407MP00K | 制造商:Thomas & Betts 功能描述:200A,PLG,3P4W,MG,407,00K,3P250V |
| DS2407MR000 | 制造商:Thomas & Betts 功能描述:200A,NLT,3P4W,MG,407,3P250V |
發(fā)布緊急采購，3分鐘左右您將得到回復。