- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄9559 > DS21Q48N (Maxim Integrated Products)IC LIU E1/T1/J1 4X 5V LONG144BGA PDF資料下載
參數(shù)資料
| 型號(hào)： | DS21Q48N |
| 廠商： | Maxim Integrated Products |
| 文件頁(yè)數(shù)： | 11/73頁(yè) |
| 文件大?。?/td> | 0K |
| 描述： | IC LIU E1/T1/J1 4X 5V LONG144BGA |
| 標(biāo)準(zhǔn)包裝： | 90 |
| 類型： | 線路接口裝置（LIU） |
| 規(guī)程： | E1 |
| 電源電壓： | 4.75 V ~ 5.25 V |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 144-BBGA |
| 供應(yīng)商設(shè)備封裝： | 144-PBGA（17x17） |
| 包裝： | 管件 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)當(dāng)前第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)
DS2148/DS21Q48
19 of 73
NAME
PIN
I/O
FUNCTION
NRZE
3
I
NRZ Enable [H/W Mode]
0 = Bipolar data at RPOS/RNEG and TPOS/TNEG
1 = NRZ data at RPOS and TPOS or TNEG; RNEG outputs a positive going
pulse when device receives a BPV, CV, or EXZ.
PBEO
24
O
PRBS Bit Error Output. The receiver will constantly search for a QRSS (T1)
or a 215-1 (E1) PRBS depending on whether T1 or E1 mode is selected. Remains
high if out of synchronization with the PRBS pattern. Goes low when
synchronized to the PRBS pattern. Any errors in the received pattern after
synchronization will cause a positive going pulse (with same period as E1 or T1
clock) synchronous with RCLK.
RCLK
40
O
Receive Clock. Buffered recovered clock from the line. Synchronous to MCLK
in absence of signal at RTIP and RRING.
RCL
25
O
Receive Carrier Loss. An output which will toggle high during a receive carrier
loss.
RNEG
39
O
Receive Negative Data. Updated on the rising edge (CES = 0) or the falling
edge (CES = 1) of RCLK with the bipolar data out of the line interface. Set
NRZE to a one for NRZ applications. In NRZ mode, data will be output on
RPOS while a received error will cause a positive-going pulse synchronous with
RCLK at RNEG. See Section 6.4 for details.
RPOS
38
O
Receive Positive Data. Updated on the rising edge (CES = 0) or the falling edge
(CES = 1) of RCLK with bipolar data out of the line interface. Set NRZE pin to a
one for NRZ applications. In NRZ mode, data will be output on RPOS while a
received error will cause a positive-going pulse synchronous with RCLK at
RNEG. See Section 6.4 for details.
RT0/RT1
44/23
I
Receive LIU Termination Select Bits 0 & 1 [H/W Mode]. These inputs
determine the receive termination. See Table 2-12.
RTIP/
RRING
27/28
I
Receive Tip and Ring. Analog inputs for clock recovery circuitry. These pins
connect via a 1:1 transformer to the line. See Section 5 for details.
SCLKE
4
I
Receive & Transmit Synchronization Clock Enable.
0 = disable 2.048MHz synchronization transmit and receive mode
1 = enable 2.048MHz synchronization transmit and receive mode
TCLK
43
I
Transmit Clock. A 2.048MHz or 1.544MHz primary clock. Used to clock data
through the transmit side formatter.
TEST
26
I
Tri-State Control. Set high to tri-state all outputs and I/O pins (including the
parallel control port). Set low for normal operation. Useful in board level testing.
TNEG
42
I
Transmit Negative Data. Sampled on the falling edge (CES = 0) or the rising
edge (CES = 1) of TCLK for data to be transmitted out onto the line.
TPD
13
I
Transmit Power-Down
0 = normal transmitter operation
1 = powers down the transmitter and tri-states the TTIP and TRING pins
TPOS
41
I
Transmit Positive Data. Sampled on the falling edge (CES = 0) or the rising
edge (CES = 1) of TCLK for data to be transmitted out onto the line.
TTIP/
TRING
34/37
O
Transmit Tip and Ring. Analog line driver outputs. These pins connect via a
step-up transformer to the line. See Section 5 for details.
TX0/TX1
14/15
I
Transmit Data Source Select Bits 0 & 1 [H/W Mode]. These inputs determine
the source of the transmit data. See Table 2-9.
VDD
21/36
-
5.0V ±5% Positive Supply
VSM
20
I
Voltage Supply Mode. Should be tied high for 5V operation
VSS
22/35
-
Signal Ground
Note 1: G.703 requires an accuracy of ±50ppm for both T1 and E1. TR62411 and ANSI specs require an accuracy of ±32ppm for T1
interfaces.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| VI-262-MX-F4 | CONVERTER MOD DC/DC 15V 75W |
| VE-B6Y-MY-S | CONVERTER MOD DC/DC 3.3V 33W |
| DS21Q348N | IC LIU T1/E1/J1 QUAD 3.3V 144BGA |
| MS3451L18-1SW | CONN RCPT 10POS CBL MNT W/SCKT |
| D38999/26MH53SB | CONN PLUG 53POS STRAIGHT W/SCKT |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| DS21Q48NB | 功能描述:網(wǎng)絡(luò)控制器與處理器 IC RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流（最大值）:595 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray |
| DS21Q50 | 制造商:MAXIM 制造商全稱:Maxim Integrated Products 功能描述:Quad E1 Transceiver |
| DS21Q50L | 功能描述:網(wǎng)絡(luò)控制器與處理器 IC Quad E1 Transceiver RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流（最大值）:595 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray |
| DS21Q50L+ | 功能描述:網(wǎng)絡(luò)控制器與處理器 IC Quad E1 Transceiver RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流（最大值）:595 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray |
| DS21Q50L-C01 | 制造商:Rochester Electronics LLC 功能描述: 制造商:Maxim Integrated Products 功能描述: |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。