參數(shù)資料
型號: DS2172TN+T&R
廠商: Maxim Integrated Products
文件頁數(shù): 21/22頁
文件大?。?/td> 0K
描述: IC BIT ERROR RATE TESTER 32TQFP
產(chǎn)品培訓(xùn)模塊: Lead (SnPb) Finish for COTS
Obsolescence Mitigation Program
標(biāo)準(zhǔn)包裝: 500
功能: 位誤碼率測試器(BERT)
電路數(shù): 1
電源電壓: 4.5 V ~ 5.5 V
電流 - 電源: 10mA
工作溫度: -40°C ~ 85°C
安裝類型: 表面貼裝
封裝/外殼: 32-TQFP
供應(yīng)商設(shè)備封裝: 32-TQFP(7x7)
包裝: 帶卷 (TR)
其它名稱: 90-2172T+NTR
DS2172
8 of 22
6.0 PATTERN CONTROL REGISTER
The Pattern Control Register (PCR) is used to configure the operating parameters of the DS2172 and to
control the patterns being generated and received. Also the PCR is used to control the pattern
synchronizer and the error and bit counters.
PCR: PATTERN CONTROL REGISTER (Address=06 Hex)
(MSB)
(LSB)
TL
QRSS
PS
LC
RL
SYNCE
RESYNC
LPBK
SYMBOL
POSITION
NAME AND DESCRIPTION
TL
PCR.7
Transmit Load. A low to high transition loads the pattern generator with
the contents of the Pattern Set Registers. PCR.7 is logically OR’ed with the
input pin TL. Must be cleared and set again for subsequent loads.
QRSS
PCR.6
Zero Suppression Select. Forces a 1 into the pattern whenever the next 14
bit positions are all 0s. Should only be set when using the QRSS pattern.
0 = Zero suppression disabled
1 = Zero suppression enabled
PS
PCR.5
Pattern Select.
0 = Repetitive Pattern
1 = Pseudorandom Pattern
LC
PCR.4
Latch Count Registers. A low to high transition latches the bit and error
counts into the user accessible registers BCR and BECR and clears the
internal register count. PCR.4 is logically OR’ed with input pin LC. Must
be cleared and set again for subsequent loads.
RL
PCR.3
Receive Data Load. A transition from low to high loads the previous
32 bits of data received at RDATA into the Pattern Receive Registers
(PRR). PCR.3 is logically OR’ed with input pin RL. Must be cleared and
set again for subsequent latches.
SYNCE
PCR.2
SYNC Enable.
0 = auto resync is enabled.
1 = auto resync is disabled.
RESYNC
PCR.1
Initiate Manual Resync Process. A low to high transition will force the
DS2172 to resynchronize to the incoming pattern at RDATA. Must be
cleared and set again for a subsequent resync.
LPBK
PCR.0
Transmit/Receive Loopback Select. When enabled, the RDATA input is
disabled; TDATA continues to output data as normal. See Figure 1.
0 = loopback disabled
1 = loopback enabled
相關(guān)PDF資料
PDF描述
DS2172TN+ IC TESTER BIT ERROR RATE 32-TQFP
DS2180AQN IC TRANSCEIVER T1 IND 44-PLCC
DS2180AN IC TRANSCEIVER T1 IND 40-DIP
DS2180AQ/T&R IC TRANSCEIVER T1 44-PLCC
DS2180AQ+T&R IC TRANSCEIVER T1 44-PLCC
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
DS2174 制造商:MAXIM 制造商全稱:Maxim Integrated Products 功能描述:EBERT
DS2174DK 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Enhanced Bit Error-Rate Tester Design Kit
DS2174Q 功能描述:電信集成電路 Enhanced Bit Error Rate Tester (BERT) RoHS:否 制造商:STMicroelectronics 類型:Telecom IC - Various 工作電源電壓:4.75 V to 5.25 V 電源電流: 工作溫度范圍:- 40 C to + 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PQFP-100 封裝:Tray
DS2174Q/T&R+ 制造商:Maxim Integrated Products 功能描述:BIT ERROR RATE TESTER 44PLCC - Tape and Reel
DS2174Q/T&R 功能描述:電信集成電路 RoHS:否 制造商:STMicroelectronics 類型:Telecom IC - Various 工作電源電壓:4.75 V to 5.25 V 電源電流: 工作溫度范圍:- 40 C to + 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PQFP-100 封裝:Tray