- 您現(xiàn)在的位置：買賣IC網 > PDF目錄9560 > DS2154LN (Maxim Integrated Products)IC TXRX E1 1CHIP 5V ENH 100-LQFP PDF資料下載
參數(shù)資料
| 型號： | DS2154LN |
| 廠商： | Maxim Integrated Products |
| 文件頁數(shù)： | 25/87頁 |
| 文件大小： | 0K |
| 描述： | IC TXRX E1 1CHIP 5V ENH 100-LQFP |
| 產品培訓模塊： | Lead (SnPb) Finish for COTS |
| 產品變化通告： | Product Discontinuation 20/Feb/2012 |
| 標準包裝： | 90 |
| 類型： | 收發(fā)器 |
| 驅動器/接收器數(shù)： | 1/1 |
| 規(guī)程： | E1 |
| 電源電壓： | 4.75 V ~ 5.25 V |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 100-LQFP |
| 供應商設備封裝： | 100-LQFP（14x14） |
| 包裝： | 管件 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁當前第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁
DS2154
31 of 87
5 STATUS AND INFORMATION REGISTERS
There is a set of four registers that contain information on the current real-time status of the DS2154:
Status Register 1 (SR1), Status Register 2 (SR2), Receive Information Register (RIR), and Synchronizer
Status Register (SSR). When a particular event has occurred (or is occurring), the appropriate bit in one
of these four registers is set to 1. All the bits in these registers operate in a latched fashion (except for the
SSR). This means that if an event or an alarm occurs and a bit is set to a 1 in any of the registers, it
remains set until the user reads that bit. The bit is cleared when it is read and it is not set again until the
event has occurred again (or in the case of the RSA1, RSA0, RDMA, RUA1, RRA, RCL, and RLOS
alarms, the bit remains set if the alarm is still present).
The user always precedes a read of the SR1, SR2, and RIR registers with a write. The byte written to the
register informs the DS2154 which bits the user wishes to read and have cleared. The user writes a byte to
one of these three registers, with a 1 in the bit positions he or she wishes to read and a 0 in the bit
positions he or she does not wish to obtain the latest information on. When a 1 is written to a bit location,
the read register is updated with the latest information. When a 0 is written to a bit position, the read
register is not updated and the previous value is held. A write to the status and information registers is
immediately followed by a read of the same register. The read result should be logically ANDed with the
mask byte that was just written, and this value should be written back into the same register to ensure that
bit does indeed clear. This second write step is necessary because the alarms and events in the status
registers occur asynchronously in respect to their access via the parallel port. This write-read-write
scheme allows an external microcontroller or microprocessor to individually poll certain bits without
disturbing the other bits in the register. This operation is key in controlling the DS2154 with higher-order
software languages.
The SSR register operates differently than the other three. It is a read-only register and it reports the status
of the synchronizer in real time. This register is not latched and it is not necessary to precede a read of
this register with a write.
The SR1 and SR2 registers have the unique ability to initiate a hardware interrupt via the
INT output pin.
Each of the alarms and events in the SR1 and SR2 can be either masked or unmasked from the interrupt
pins via the Interrupt Mask Register 1 (IMR1) and Interrupt Mask Register 2 (IMR2), respectively.
The interrupts caused by RUA1, RRA, RCL, and RLOS act differently than the interrupts caused by
RSA1, RDMA, RSA0, RSLIP, RMF, RAF, TMF, SEC, TAF, LOTC, RCMF, and TSLIP. The four
interrupts force the
INT pin low whenever the alarm changes state (i.e., the alarm goes active or inactive
according to the set/clear criteria in Table 5-1). The
INT pin is allowed to return high (if no other
interrupts are present) when the user reads the alarm bit that caused the interrupt to occur. If the alarm is
still present, the register bit remains set.
The event-caused interrupts force the
INT pin low when the event occurs. The INT pin is allowed to
return high (if no other interrupts are present) when the user reads the event bit that caused the interrupt to
occur.
相關PDF資料 |
PDF描述 |
|---|---|
| M83723/86R8036 | CONN PLUG 3POS STRAIGHT W/SCKT |
| VE-B6W-MY-S | CONVERTER MOD DC/DC 5.5V 50W |
| MS27484E12F35SA | CONN PLUG 22POS STRAIGHT W/SCKT |
| MS3108A36-52S | CONN PLUG 52POS RT ANG W/SCKT |
| VE-B6V-MY-S | CONVERTER MOD DC/DC 5.8V 50W |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| DS2154LN+ | 功能描述:網絡控制器與處理器 IC Enhanced E1 Transceiver RoHS:否 制造商:Micrel 產品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據速率: 電源電流（最大值）:595 mA 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray |
| DS2154LNA2 | 功能描述:網絡控制器與處理器 IC RoHS:否 制造商:Micrel 產品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據速率: 電源電流（最大值）:595 mA 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray |
| DS2154LNA2+ | 功能描述:網絡控制器與處理器 IC Enhanced E1 Transceiver RoHS:否 制造商:Micrel 產品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據速率: 電源電流（最大值）:595 mA 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray |
| DS2154LND2 | 功能描述:網絡控制器與處理器 IC RoHS:否 制造商:Micrel 產品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據速率: 電源電流（最大值）:595 mA 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray |
| DS2154LND2+ | 制造商:Maxim Integrated Products 功能描述:ENHANCED E1 SCT LQFP REVD2 IND LF - Rail/Tube |
發(fā)布緊急采購，3分鐘左右您將得到回復。