參數(shù)資料
型號: DS2148TN
廠商: Maxim Integrated Products
文件頁數(shù): 22/73頁
文件大?。?/td> 0K
描述: IC LIU E1/T1/J1 5V 44-TQFP
產(chǎn)品培訓(xùn)模塊: Lead (SnPb) Finish for COTS
產(chǎn)品變化通告: Product Discontinuation 20/Feb/2012
標(biāo)準(zhǔn)包裝: 160
類型: 線路接口裝置(LIU)
驅(qū)動器/接收器數(shù): 1/1
規(guī)程: T1/E1/J1
電源電壓: 4.75 V ~ 5.25 V
安裝類型: 表面貼裝
封裝/外殼: 44-TQFP
供應(yīng)商設(shè)備封裝: 44-TQFP(10x10)
包裝: 托盤
DS2148/DS21Q48
29 of 73
Table 4-1. MCLK Selection
MCLK
JAMUX
(CCR1.3)
ETS
(CCR1.7)
2.048MHz
0
2.048MHz
1
1.544MHz
0
1
CCR2 (01H): COMMON CONTROL REGISTER 2
(MSB)
(LSB)
P25S
N/A
SCLD
CLDS
RHBE
THBE
TCES
RCES
SYMBOL
POSITION
DESCRIPTION
P25S
CCR2.7
Pin 25 Select. Forced to logic 0 in hardware mode.
0 = toggles high during a Receive Carrier Loss condition
1 = toggles high if TCLK does not transition for at least 5
s.
-
CCR2.6
Not Assigned. Should be set to zero when written to.
SCLD
CCR2.5
Short Circuit Limit Disable (ETS = 0). Controls the 50mA
(RMS) current limiter.
0 = enable 50mA current limiter
1 = disable 50mA current limiter
CLDS
CCR2.4
Custom Line Driver Select. Setting this bit to a one will
redefine the operation of the transmit line driver. When this bit
is set to a one and CCR4.5 = CCR4.6 = CCR4.7 = 0, then the
device will generate a square wave at the TTIP and TRING
outputs instead of a normal waveform. When this bit is set to a
one and CCR4.5 = CCR4.6 = CCR4.7
≠ 0, then the device will
force TTIP and TRING outputs to become open drain drivers
instead of their normal push-pull operation. This bit should be
set to zero for normal operation of the device. Contact the
factory for more details on how to use this bit.
RHBE
CCR2.3
Receive HDB3/B8ZS Enable. See Figure 1-2.
0 = enable HDB3 (E1)/B8ZS (T1)
1 = disable HDB3 (E1)/B8ZS (T1)
THBE
CCR2.2
Transmit HDB3/B8ZS Enable. See Figure 1-3.
0 = enable HDB3 (E1)/B8ZS (T1)
1 = disable HDB3 (E1)/B8ZS (T1)
TCES
CCR2.1
Transmit Clock Edge Select. Selects which TCLK edge to
sample TPOS and TNEG. See Figure 1-3.
0 = sample TPOS and TNEG on falling edge of TCLK
1 = sample TPOS and TNEG on rising edge of TCLK
RCES
CCR2.0
Receive Clock Edge Select. Selects which RCLK edge to
update RPOS and RNEG. See Figure 1-2.
0 = update RPOS and RNEG on rising edge of RCLK
1 = update RPOS and RNEG on falling edge of RCLK
相關(guān)PDF資料
PDF描述
VE-B5D-MY-S CONVERTER MOD DC/DC 85V 50W
VI-26F-CU-B1 CONVERTER MOD DC/DC 72V 200W
VI-24W-MX-F2 CONVERTER MOD DC/DC 5.5V 75W
VI-264-CU-B1 CONVERTER MOD DC/DC 48V 200W
DS21348TN IC LIU LN T1/E1/J1 3.3V 44-TQFP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
DS2148TN+ 功能描述:網(wǎng)絡(luò)控制器與處理器 IC 5V E1/T1/J1 Line Interface RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流(最大值):595 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray
DS2148TNB 功能描述:網(wǎng)絡(luò)控制器與處理器 IC RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流(最大值):595 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray
DS2148TNC 功能描述:網(wǎng)絡(luò)控制器與處理器 IC RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流(最大值):595 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray
DS2148TN-W 功能描述:網(wǎng)絡(luò)控制器與處理器 IC RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流(最大值):595 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray
DS2149 制造商:未知廠家 制造商全稱:未知廠家 功能描述:5V T1/J1 Line Interface Unit