參數(shù)資料
型號(hào)： DS2141AQN
廠商： Maxim Integrated Products
文件頁數(shù)： 23/39頁
文件大?。?/td> 0K
描述： IC CONTROLLER T1 5V 44-PLCC
產(chǎn)品培訓(xùn)模塊： Lead (SnPb) Finish for COTS
Obsolescence Mitigation Program
標(biāo)準(zhǔn)包裝： 26
控制器類型： T1 控制器
接口： 并行/串行
電源電壓： 4.5 V ~ 5.5 V
電流 - 電源： 10mA
工作溫度： 0°C ~ 70°C
安裝類型： 表面貼裝
封裝/外殼： 44-LCC（J 形引線）
供應(yīng)商設(shè)備封裝： 44-PLCC（16.59x16.59）
包裝： 管件
DS2141A
3 of 39
DS2141A FEATURES
Parallel control port
Large error counters
Onboard dual 2-frame elastic store
FDL support circuitry
Robbed-bit signaling extraction and insertion
Programmable output clocks
Fully independent transmit and receive sections
Frame sync generation
Error-tolerant yellow and blue alarm detection
Output pin test mode
Payload loopback capability
SLC-96 support
Remote loop up/down code detection
Loss of transmit clock detection
Loss of receive clock detection
1's density violation detection
PIN DESCRIPTION Table 1
PIN
SYMBOL
TYPE
DESCRIPTION
1TCLK
I
Transmit Clock. 1.544 MHz primary clock.
2TSER
I
Transmit Serial Data. Transmit NRZ serial data, sampled on the
falling edge of TCLK.
3TCHCLK
O
Transmit Channel Clock. 192 kHz clock which pulses high during
the LSB of each channel. Useful for parallel-to-serial conversion of
channel data, locating robbed-bit signaling bits, and for blocking
clocks in DDS applications. See Section 13 for timing details.
4
5
TPOS
TNEG
O
Transmit Bipolar Data. Updated on rising edge of TCLK.
6-13
AD0-AD7
I/O
Address/Data Bus. An 8-bit multiplexed address/data bus.
14
BTS
I
Bus Type Select. Strap high to select Motorola bus timing; strap
low to select Intel bus timing. This pin controls the function of
RD
(DS), ALE(AS), and WR (R/ W ) pins. If BTS=1, then these pins
assume the function listed in parentheses ().
15
RD
(DS)
I
Read Input (Data Strobe).
16
CS
I
Chip Select. Must be low to read or write the port.
17
ALE(AS)
I
Address Latch Enable (Address Strobe). A positive-going edge
serves to demultiplex the bus.
18
WR
(R/ W )
I
Write Input (Read/Write).
19
RLINK
O
Receive Link Data. Updated with either FDL data (ESF) or Fs-bits
(D4) or Z-bits (ZBTSI) one RCLK before the start of a frame. See
Section 13 for timing details.
20
VSS
-
Signal Ground. 0.0 volts.
21
RLCLK
O
Receive Link Clock. 192 kHz clock which pulses high during the
LSB of each channel. Useful for parallel-to-serial conversion of
channel data, locating robbed-bit signaling bits, and for blocking
clocks in DDS applications. See Section 13 for timing details.
22
RCLK
I
Receive Clock. 1.544 MHz primary clock.
相關(guān)PDF資料
PDF描述
DS2143QN/T&R IC CONTROLLER E1 5V LP 44-PLCC
DS21448L IC LIU QUAD E1/T1/J1 128-LQFP
DS21455N+ IC LIU QUAD T1/E1/J1 256-BGA
DS2148GN+ IC LIU E1/T1/J1 3.3V/5V 49-BGA
DS2148T IC LIU E1/T1/J1 5V 44-TQFP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
DS2141AQN+ 功能描述:網(wǎng)絡(luò)控制器與處理器 IC T1 Controller w/Elastic Store RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流（最大值）:595 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray
DS2143 功能描述:網(wǎng)絡(luò)控制器與處理器 IC E1 Controller w/Elastic Store RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流（最大值）:595 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray
DS2143N 功能描述:網(wǎng)絡(luò)控制器與處理器 IC E1 Controller w/Elastic Store RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流（最大值）:595 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray
DS2143Q 功能描述:網(wǎng)絡(luò)控制器與處理器 IC RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流（最大值）:595 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray
DS2143Q/T&R 制造商:Maxim Integrated Products 功能描述:IC CONTROLLER E1 5V LP 44-PLCC 制造商:Maxim Integrated Products 功能描述:Network Controller & Processor ICs E1 Controller w/Elastic Store
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購

我的聯(lián)系方式

*
*
*