- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄11709 > DS1884AT+ (Maxim Integrated Products)IC SFP PON ONU CTRLR 24TQFN PDF資料下載
參數(shù)資料
| 型號： | DS1884AT+ |
| 廠商： | Maxim Integrated Products |
| 文件頁數(shù)： | 13/92頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC SFP PON ONU CTRLR 24TQFN |
| 標準包裝： | 500 |
| 系列： | * |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁當前第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁
DS1884
SFP and PON ONU Controller
with Digital LDD Interface
20
Maxim Integrated
Additionally, TXB, TXP, RSSIC, and RSSIF can right-shift
results as described in the Right-Shifting ADC Result sec-
tion. This allows customers with specified ADC ranges to
calibrate the ADC input gain by a factor of 2n to measure
small signals (thereby reducing the full scale by a factor
of 2n). The DS1884 can then right-shift the results by n
bits (effectively multiplying by a factor of 1/2n) to maintain
the bit weight of their specification. See the Right-Shifting
Functionality) sections for more information.
Alarms and Warnings
The ADC results (after right-shifting, if used) are com-
pared to the alarm and warning thresholds after each
conversion, and the corresponding alarms and/or warn-
ings are set, which can be programmed to create the
internal signal TXFINT. The status of TXFINT can be read
in A2h Lower Memory, Register 71h. TXFINT is one of
the signals used to trigger TXFOUT. TXFOUT can be
programmed to cause TXDOUT outputs. These ADC
thresholds are user-programmable, as are the masking
registers that can be used to prevent the alarms from
triggering the TXFOUT and TXDOUT outputs.
ADC Timing
Five analog channels are digitized in a round-robin
fashion in the order as shown in Figure 2. RSSI is mea-
sured twice to obtain coarse and fine measurements
(RSSIC and RSSIF, respectively). The total time required
Monitoring Characteristics table for details). After each
TXMON conversion, a 3-wire communication is initi-
ated to toggle the MON_SEL bit (bit 6 in the MAX3710’s
TXCTRL2 register, programmed through A2h Table 02h,
Register E5h, bit 6). This causes the laser driver to
alternate sending laser bias (TXB) and laser power
(TXP) signals to the DS1884’s TXMON input.
Right-Shifting ADC Result
If the weighting of the ADC digital reading must conform to
a predetermined full-scale (PFS) value defined by a stan-
dard’s specification (e.g., SFF-8472), then right-shifting can
be used to adjust the PFS analog measurement range while
maintaining the weighting of the ADC results. The DS1884’s
range is wide enough to cover all requirements; when the
maximum input value is ≤ 1/2 of the full-scale value, right-
shifting can be used to obtain greater accuracy.
For instance, the maximum voltage might be 1/8 the
specified PFS value, so only 1/8 the converter’s range is
effective over this range. An alternative is to calibrate the
ADC’s full-scale range to 1/8 the readable PFS value (by
calibrating an input gain of about 8 using the scale regis-
ters) and use a right-shift value of 3. With this implemen-
tation, the resolution of the measurement is increased by
a factor of 8, and because the result is digitally divided
by 8 by right-shifting, the bit weight of the measurement
still meets the standard’s specification (i.e., SFF-8472).
The right-shift operation on the ADC result is carried
out based on the contents of right-shift control regis-
ters (A2h Table 02h, Register 8Eh and A2h Table 02h,
Register 8Fh) in EEPROM. TXB, TXP, RSSIC, and RSSIF
have 3 bits allocated to set the number of right-shifts.
Up to seven right-shift operations are allowed and are
executed as a part of every conversion before the results
are compared to the high and low alarm levels, or loaded
into their corresponding measurement registers (Lower
Memory, Registers 64h–69h). This is true during the
setup of internal calibration as well as during subsequent
data conversions.
Figure 2. ADC Round-Robin Timing
TEMP
VCC
TXB
RSSIC
TOGGLE MON_SEL
RSSIF
TXP
TEMP
tRR
NOTE: IF VCC LO ALARM OR WARNING IS ENABLED AT POWER-UP, THE ADC ROUND-ROBIN TIMING CYCLES BETWEEN TEMPERATURE AND VCC ONLY UNTIL VCC IS ABOVE
THE VCC LO ALARM THRESHOLD.
TOGGLE MON_SEL
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| GTC06AF-22-22P | CONN PLUG 4POS STRAIGHT W/PINS |
| V28C28H100BL2 | CONVERTER MOD DC/DC 28V 100W |
| V28C28H100BG | CONVERTER MOD DC/DC 28V 100W |
| D38999/20WE99SN | CONN RCPT 23POS WALL MNT W/SCKT |
| D38999/24JD18SN | CONN RCPT 18POS JAM NUT W/SCKT |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| DS1884AT+ | 功能描述:ADC / DAC多通道 SFP and PON ONU Controller RoHS:否 制造商:Texas Instruments 轉(zhuǎn)換速率: 分辨率:8 bit 接口類型:SPI 電壓參考: 電源電壓-最大:3.6 V 電源電壓-最小:2 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:VQFN-40 |
| DS1884AT+T | 功能描述:ADC / DAC多通道 SFP and PON ONU Controller RoHS:否 制造商:Texas Instruments 轉(zhuǎn)換速率: 分辨率:8 bit 接口類型:SPI 電壓參考: 電源電壓-最大:3.6 V 電源電壓-最小:2 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:VQFN-40 |
| DS1884T+ | 功能描述:ADC / DAC多通道 SFP+ Controller w/ Digi LDD Interface RoHS:否 制造商:Texas Instruments 轉(zhuǎn)換速率: 分辨率:8 bit 接口類型:SPI 電壓參考: 電源電壓-最大:3.6 V 電源電壓-最小:2 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:VQFN-40 |
| DS1884T+T | 功能描述:ADC / DAC多通道 SFP+ Controller w/ Digi LDD Interface RoHS:否 制造商:Texas Instruments 轉(zhuǎn)換速率: 分辨率:8 bit 接口類型:SPI 電壓參考: 電源電壓-最大:3.6 V 電源電壓-最小:2 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:VQFN-40 |
| DS1886 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:帶有數(shù)字LDD接口的SFP和PON ONU控制器 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。