
D
Dual, Temperature-Controlled Resistors with Inter-
nally Calibrated Monitors and Password Protection
____________________________________________________________________
23
Config
1
Int Enable
.................. <R-pw2/W-pw2><NV><F8h> Configures the maskable interrupt for
the Out1 pin.
a)
Temp Enable...... Temperature measurements, outside of the threshold limits, are enabled
to create an active interrupt on the Out1 pin.
b)
V
CC
Enable.........V
CC
measurements, outside of the threshold limits, are enabled to create
an active interrupt on the Out1 pin.
c)
MON1 Enable.... MON1 measurements, outside of the threshold limits, are enabled to
create an active interrupt on the Out1 pin.
d)
MON2 Enable.... MON2 measurements, outside of the threshold limits, are enabled to
create an active interrupt on the Out1 pin.
e)
MON3 Enable.... MON3 measurements, outside of the threshold limits, are enabled to
create an active interrupt on the Out1 pin.
f)
Reserved............ EE.
Config
........................ <R-pw2/W-pw2><NV><00h> Configure the memory location and the
polarity of the digital outputs.
a)
Reserved............ EE.
b)
ADEN................ Auxiliary Device ENable. 128 bytes of EE are addressable depending
on the value of this bit. When set to a 1, the memory is located in or as
Table 01h. When set to a 0, the memory is addressed by using a Device
address of A0h and the locations in memory are 00h to 7Fh.
c)
ADFIX............... Device Fixable Address. When this bit is set to a 1, the main memory
of the DS1856 is a Device Address equal to the value found in byte
chip_address.
When this bit is set to a 0 the main memory of the DS1856
is a Device Address of A2h.
d)
Inv1.................... Enable the inversion of the relationship between IN1 and OUT1.
e)
Inv2.................... Enable the inversion of the relationship between IN2 and OUT2.
Chip Address
............. This value becomes the Device address for the main memory when
ADFIX
bit is set.
Right Shift
1
................
Allows for right-shifting the final answer of some voltage
measurements. This allows for scaling the measurements to the smallest
full-scale voltage and then right-shifting the final result so the reading is
weighted to the correct lsb.
Right Shift
0
................
Allows for right-shifting the final answer of some voltage
measurements. This allows for scaling the measurements to the smallest
full-scale voltage and then right-shifting the final result so the reading is
weighted to the correct lsb.
Res1
........................... <R-pw2><W-pw2+TENb><FFh> The base value used for Resistor 1
and recalled from Table 5 at the memory address found in T Index.
This register is updated at the end of the Temperature conversion.
Reserved....................
<R-pw2><W-pw2><00h> SRAM.
Res0
........................... <R-pw2><W-pw2+TENb><FFh> The base value used for Resistor 0
and recalled from Table 4 at the memory address found in T Index.
This register is updated at the end of the Temperature conversion.
.
Register Descriptions (continued)