- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄97863 > DS17285E-5 (DALLAS SEMICONDUCTOR) 1 TIMER(S), REAL TIME CLOCK, PDSO28 PDF資料下載
參數(shù)資料
| 型號： | DS17285E-5 |
| 廠商： | DALLAS SEMICONDUCTOR |
| 元件分類： | Timer or RTC |
| 英文描述： | 1 TIMER(S), REAL TIME CLOCK, PDSO28 |
| 封裝： | TSOP-28 |
| 文件頁數(shù)： | 14/38頁 |
| 文件大?。?/td> | 415K |
| 代理商： | DS17285E-5 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁當前第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁
DS17285/DS17287
21 of 38
EXTENDED CONTROL REGISTERS
Two extended control registers are provided to supply controls and status information for the extended
features offered by the DS17285/DS17287. These are designated as extended control registers A and B
and are located in register bank 1, locations 04AH and 04BH, respectively. The functions of the bits
within these registers are described as follows.
EXTENDED CONTROL REGISTER 4A
MSB
LSB
BIT 7
BIT 6
BIT 5
BIT 4
BIT 3
BIT 2
BIT 1
BIT 0
VRT2
INCR
BME
*
PAB
RF
WF
KF
VRT2 - This status bit gives the condition of the auxiliary battery. It is set to a logic 1 condition when
the external lithium battery is connected to the VBAUX . If this bit is read as a logic 0, the external battery
should be replaced.
INCR - Increment in Progress status bit. This bit is set to a 1 when an increment to the time/date
registers is in progress and the alarm checks are being made. INCR will be set to a 1 at 122 s before the
update cycle starts and will be cleared to 0 at the end of each update cycle.
BME - Burst Mode Enable. The burst mode enable bit allows the extended user RAM address registers
to automatically increment for consecutive reads and writes. When BME is set to a logic one, the
automatic incrementing will be enabled and when BME is set to a logic 0, the automatic incrementing
will be disabled.
PAB - Power Active Bar control bit. When this bit is 0, the PWR pin is in the active low state. When
this bit is 1, the PWR pin is in the high impedance state. This bit can be written to a logic 1 or 0 by the
User. If either WF AND WIE = 1 OR KF AND KSE = 1, the PAB bit will be cleared to 0.
RF - RAM Clear Flag. This bit will be set to a logic 1 when a high to low transition occurs on the RCLR
input if RCE=1. The RF bit is cleared by writing it to a logic 0. This bit can also be written to a logic 1
to force an interrupt condition.
WF – Wake-up Alarm Flag - This bit is set to 1 when a wake-up alarm condition occurs or when the User
writes it to a 1. WF is cleared by writing it to a 0.
KF - Kickstart Flag - This bit is set to a 1 when a kickstart condition occurs or when the User writes it to
a 1. This bit is cleared by writing it to a logic 0.
* Reserved bits. These bits are reserved for future use by Dallas Semiconductor. They can be read and
written, but have no effect on operation.
相關PDF資料 |
PDF描述 |
|---|---|
| DS17285S-5 | 1 TIMER(S), REAL TIME CLOCK, PDSO24 |
| DS17285SN-5 | 1 TIMER(S), REAL TIME CLOCK, PDSO24 |
| DS17285EN-3 | 1 TIMER(S), REAL TIME CLOCK, PDSO28 |
| DS17285S-3 | 1 TIMER(S), REAL TIME CLOCK, PDSO24 |
| DS1742-100 | 0 TIMER(S), REAL TIME CLOCK, PDIP24 |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| DS17285E-5+ | 功能描述:實時時鐘 3V/5V RTC K Multiplexed Kick-S RoHS:否 制造商:Microchip Technology 功能:Clock, Calendar. Alarm RTC 總線接口:I2C 日期格式:DW:DM:M:Y 時間格式:HH:MM:SS RTC 存儲容量:64 B 電源電壓-最大:5.5 V 電源電壓-最小:1.8 V 最大工作溫度:+ 85 C 最小工作溫度: 安裝風格:Through Hole 封裝 / 箱體:PDIP-8 封裝:Tube |
| DS17285EN- | 制造商:MAXIM 制造商全稱:Maxim Integrated Products 功能描述:Real-Time Clocks |
| DS17285EN-3 | 制造商:Rochester Electronics LLC 功能描述: 制造商:Maxim Integrated Products 功能描述: |
| DS17285EN-3+ | 功能描述:實時時鐘 3V/5V RTC K Multiplexed Kick-S RoHS:否 制造商:Microchip Technology 功能:Clock, Calendar. Alarm RTC 總線接口:I2C 日期格式:DW:DM:M:Y 時間格式:HH:MM:SS RTC 存儲容量:64 B 電源電壓-最大:5.5 V 電源電壓-最小:1.8 V 最大工作溫度:+ 85 C 最小工作溫度: 安裝風格:Through Hole 封裝 / 箱體:PDIP-8 封裝:Tube |
| DS17285EN-5 | 制造商:DALLAS 制造商全稱:Dallas Semiconductor 功能描述:3V/5V Real-Time Clock |
發(fā)布緊急采購，3分鐘左右您將得到回復。